

## 8. Performance in GFLOPs

Estimates with \* are based on the Zynq XCZU9EG board transfer infrastructure and assume 500MHz clock.

	only compute	with transfer
4	752	32*
3	376	30*
2	376	30*
1	188	28*
	2.1	1.3