

3D-IC technology for future detectors

Grzegorz Deptuch on behalf of the FERMILAB ASIC design group Raymond Yarema Grzegorz Deptuch, Jim Hoff, Farah Khalid, Marcel Trimpl, Alpana Shenai, Tom Zimmerman

- **>>** OUTLINE:
 - 1) History and introduction
 - 2) Why 3D-IC?
 - 3) Key components for 3D-IC technology
 - 4) 3D-IC at Fermilab
 - 5) Roadmaps and summary

‡ Fermilab



‡Fermilab

History and introduction



First electronic components allowing performing nonlinear funnctions were vacuum tubes

They are still loved by audiphiles for highest fidelity in sound



Construction of vacuum tubes was complex, their cost was high, but above all they were bulky (not good candidates for miniaturization)D

> But 3D-IC belongs to ______ solid state transistors

‡ Fermilab

History and introduction

First integrated circuit (Texas Instruments 1958)



First transistor (Bell Labs 1947)



and more transistors



2D integration technology rulesin electronics of our days



More and more components, more and more functions, growing complexity microprocessor 1.9x10⁹ transistors

Intel Xeon 6 core

‡Fermilab



The second se

X-section of NMOS transistor seen in Scanning Resistance Microsope





History and introduction View of the same simple SRAM cell in 90nm, 65nm and 45nm process node



Interconnectivity is THE ISSUE!!! Backplane of PDP-8I machine wire-wrapped w/ patterning enhancement 0.346 µm²



Move 32 bits off chip





1300 to 1900 pJ

7



Why 3D-IC?

improvements to achieve using 3D-IC :

- reduced interconnect delays (R, L, C), higher clock rates,
- >> reduced interconnect capacitance (I/O pads), lower power dissipation,
- higher integration density, may go heterogeneous
- high bandwidth μ-processors
- >> merging different process technologies, mixed materials, system integration,
- advanced focal planes



Optimal repartition of functions

Conventional MAPS 4 Pixel Layout

³D 4 Pixel Layout

‡Fermilab

Why 3D-IC?

Real estate analogy

How much time, effort and energy (gas) is needed to communicate with your neigbors in 2D assembly?

2D







Key components of 3D-IC technology 3D-IC definition

A chip in three-dimensional integrated circuit (3D-IC) technology is

composed of two or more layers of active electronic components,

integrated both vertically and horizontally

3D-IC methods

Agressive wafer thinning, through wafer/chip connectivity, back-side metalization and patterning, oxide or metal bonding (W-W, C-W, C-C)

Fermilab position in 3D-IC

Fermilab began exploring the technologies for 3D circuits in 2006. Fermilab is leading an Int'l Consortium (15 members) on 3D-IC for scientific applications, mainly HEP

http://3dic.fnal.gov

Importance of 3D-IC in detectors

Not only more 'transistors/ μ m²', but 3D-IC methods lead to replacement of typical bump bonds and open new frontiers for detectors architectures



Key components of 3D-IC technology

THROUGH SILICON VIAS (TSV)



Via Last



3D-IC at Fermilab

Features:

 VIA-LAST process (vias added to wafers after bonding and thinning) – excludes large area for local interconnect in TSV locations
Readily based on Silicon-on-Insulator process where presence of natural oxides acts as etch stoppers and bonding surfaces

potential use of heteregenous

wafers

Submissions:

Two generations of Vertically Integrated Pixel (VIP) readout chips with features for ILC detector vertex (run 3DM2 and 3DM3, 2006 and 2008 respectively)





~700 µm

3D-IC at Fermilab



Metal fill cut while dicing

VIP1 chip MIT-LL 0.18 μ m process

~7 μ**m ~7** μ**m** ~7 μ**m**



3D-IC at Fermilab

Features:

Via First

VIA-FIRST process (vias are part of the wafer processing inserted before or right after forming transistors) – metal interconnect lines are not excluded over TSV locations (TSVs 1.3 μm diameter, 3.8 μm rec. spacing and 6 μm depth),

▶ 8" wafers, large ~26×31 mm² reticule,

W 6th metal used as a bond interface for face-face Cu-Cu thermo-compression bonding

Submissions:

3 fully functional prototypes from Fermilab together with 9 other subreticules from participating institutions submitted on a Fermi MPW run in 2009; currently 'in fab'





0.13 μ m bulk CMOS by Chartered with Tezzaron 3D via-first technology



3D-IC at Fermilab

 Access to the first commercially available 3D-IC process through Tezzaron excited creation of a consortium centered on Fermilab in late 2008. The consortium groups international laboratories and universities with interest in High Energy Physics for the development of 3D integrated circuits.

Consortium presently comprised of 15 members from 5 countries

- University at Bergamo
- University at Pavia
- University at Perugia
- INFN Bologna
- INFN at Pisa
- INFN at Rome
- CPPM, Marseilles
- IPHC, Strasbourg
- IRFU Saclay
- LAL, Orsay
- LPNHE, Paris
- CMP, Grenoble

- University of Bonn
- AGH University of Science &Technology, Poland
- Fermilab, Batavia
- Others contributing to first MPW
 - BNL, Brookhaven
 - LBNL, Berkeley

http://3dic.fnal.gov



3D-IC at Fermilab



‡ Fermilab

3D-IC at Fermilab



– frame organization:

- Top and bottom tiers fabricated on the same frame; vertical symmetry about the center of the frame for flipping one wafer over another and obtaining matching of circuits in 3D assembly,
- All designs initially submitted by mid-May 2009

Fermilab designs

- H = VICTR; short pixel readout chips realizing pt cut for implementation of L1 trigger embedded in tracker for CMS @ SLHC
- I = VIP2b; time stamping pixel readout chip for vertex detector @ ILC
- J = VIPIC; very high frame rate with sparsification pixel readout chip for X-ray Photon Correlation Spectroscopy @ light source

*

‡ Fermilab

3D-IC at Fermilab

Vertically Integrated CMS Tracker



Processes signals from 2 closely spaced parallel silicon strip sensor planes (ϕ and Z planes).

– How it works:

FNAL/CPPM/LBNL

VICTR

- Design employing the FEI4 ATLAS pixel front-end
- Top tier looks for hits from long φ strips and bottom tier looks for coincidence between φ strips and shorter z strips connected to bottom tier.
- Designed for 80 μm pitch sensors
- Serial readout of all top and bottom strips along with coincidence information
- Downloadable hit patterns
- Fast OR outputs
- Circuit to be thinned to 24 microns and connections made to both the top and bottom of the chip



3D-IC at Fermilab VIP2B Vertically Integrated Pixel



signals are accumulated and time stamped using global Grey code counter

1000.3	
	Pixel Top Tier (analog)

– How it works:

- Adapted from earlier MITLL designs in FDSOI technology
- 192 × 192 array of 24 μ m² pixels
- 8 bit digital time stamp (Δt =3.9 μ s)
- Readout between ILC bunch trains of sparsified data
- Sparsification based on token passing scheme
- Single stage signal integrating front-end with 2 S/H circuits for analog signal output with CDS
- Analog information available for improved resolution
- Separate test input for every pixel cell
- Serial output bus
- Polarity switch for collection of e⁻ or h⁺



Pixel Bottan tier (digital)

3D-IC at Fermilab

Vertically Integrated Photon Imaging Chip

VIPIC



Common effort of: FNAL/BNL and

Fermilab

UST-AGH Poland

How it works:

- X-ray Photon Correlation Spectroscopy (XPCS) is a technique that is used at X-ray light sources to generate speckle patterns for the study of the dynamics in various equilibrium and nonequilibrium processes
- The chip is divided in 16 group of 256 pixels read out in parallel but through separate LVDS serial ports
- Data sparsification is performed in each group

Top view - bump bonding pads on the back of the digital tier



3D-IC at Fermilab

Full separation of analog and digital achieved by dividing functionalities between tiers



Power supplies transferred between tiers; 25 connections between tiers for signals in each pixel



3D-IC at Fermilab



- detector/ROIC bonding; with Ziptronix low mass DBI bonding
- Conventional bumps or CuSn are expensive and not low mass fine pitch



3D-IC at Fermilab

Less aggressive mounting option



fanout/routing on the detector; pads created on the detector, wire bonding to the pads on the detector to mount in the system

DBI bonding with Ziptronix (a form of oxide bonding)



3D-IC at Fermilab



Option 1 - Less Aggressive Mounting



3D-IC at Fermilab

aggressive mounting option – essence of 3D-IC

Ultimate goal is:

first 4-side buttable detector system



Iow density array of I/O pads available on the side of the readout chip opposite to the detector; one side of the readout chip connected to the detector using DBI or similar bonding technique, second side used to mount the device on the support PCB with bump or stud bonding technique



3D-IC at Fermilab



Option 2 - More Aggressive Mounting for four side buttable sensor arrays





EMC-3D European Technical Symposium Minatec June 29th, 2007



‡Fermilab



Source: Knickerbocker, IBM Journal of Research and Development. Vol. 52 No. 6 2008



Summary

3D-IC offers new approaches to old problems in detector development. New high density circuit bonding techniques, wafer thinning, and sub- μ m size TSVs provide new opportunities for the detector designer.

Fermilab has been working with two different vendors for 3D chip fabrication. MIT LL is a via last SOI process using oxide wafer bonding. Tezzaron is a via first CMOS process using Cu-Cu wafer bonding.

Recently a new (third) 3D-IC technique has been explored with a new pixel chip submission to the OKI-SOI run within the SOIPIX collaboration that is based in KEK, Japan. The new bonding is based on ZyCube.

Chips are still in fab, except the first device, VIP1, that was fabricated in 2007; The prototype was tested and despite poor yield actual functionality was demonstrated

The 3D-IC seems to be the avenue for future development in μ electronics industry we hope to be able to maintain our R&D program

Packaging industry is under revolution because of the transistor scaling era is ending and 3D-IC era with TSVs is beginning.

Backup1:

- → 3D bonding technology to replace bump FUSION BONDING bonds in hybrid pixel assemblies.
- Bonding options being explored by Fermilab:
 - CuSn eutectic with RTI
 - Direct bond interconnect (DBI) using "magic metal" with Ziptronix. 3um pitch possible
 - CuCu fusion with Tezzaron
- Excellent strength and yield obtained with 7 um CuSn pillar on a 20 micron pitch.
 However 10 um of CuSn covering 75% of bond area would represents Xo=0.075. Top Pixel high for some HEP applications.
- CuCu fusion and DBI offer the lowest mass bond required by many HEP experiments.



CuSn bond cross section



BTL×1.30k

10

μm

Sensors thinned to 100 um after chip to wafer bonding

‡ Fermilab

Backup2:



Fermilab



Data readout out using data sparsification scheme.



VIP1 found to be functional. Architecture proven but: VIP1 Yield was low.

VIP2a designed to improve yield increased sizes of FD SoI through: transistors, improved power distribution, wider traces and redundant vias among other things at expense of larger, 30 um, pixel size

VIP2a is in fabrication

Focus has shifted from working in FD SOI to bulk CMOS processes