


Tracking


- Fundamental issues in tracking
- Silicon detectors and their applications
- New ideas and developments for the HL-LHC

D. Bortoletto University of Oxford

HL-LHC tracker upgrades New all-silicon trackers for ATLAS and CMS




- Radiation hardness and rate performance must increase compared to LHC Run I
 - Run 2 (2015) ≈ x5
 - Run 3 (2018) ≈ x 5-10
 - HL-LHC (>2025) ≈ x 10-30
- In the inner pixel layers:
 - 10¹⁶ n_{eq} cm⁻²and TID > 1 Grad




Radiation damage due to NIEL

- Atomic displacement caused by massive particles (p,n, π)
 - Charge defects \rightarrow change of effective doping concentration \rightarrow increase N_{eff} (= $N_D - N_A$) and depletion voltage
 - − Shallow defect: Trapping centers created → trapping of signal charge
 - Midgap defects: generation/recombination ____ levels in band gap \rightarrow increase of leakage current









Radiation damage due to NIEL

- Change in I_{leak}
 - increased noise
 - increased power
 - thermal runaway
 - increased cooling
 - increased material

- change in N_{eff}
 - "type inversion"
 - "reverse annealing
 - need higher V_{bias}
 - op. in partial depletion




Effect of radiation in silicon



- Even after heavy irradiation *both* p and n sides work at low voltage (under depleted) and sensors act as if there were 2 diode junctions!
- For Φ > 10¹⁵ n_{eq}/cm² charge trapping is important: Charge Collection Distance becomes smaller than detector thickness

Ionizing Dose


- Damage due to ionizing energy loss
 - Proportional to absorbed radiation dose
 - -1 Gy = 1 J/kg = 100 rad = 10⁴ erg/g (energy loss per unit mass)
 - Trap of ionization induced holes by "dangling bond" at Si-SiO2 interface



Affects both detector and electronics


HL-LHC Strips

 LHC and pre-LHC: p⁺ in n



- Consequences:
 - signal loss
 - resolution degradation due to charge spreading

For HL-LHC upgrade:
 n⁺ in p or n⁺ in n




- Advantages:
 - faster charge collection (electrons have higher v_{drift})
 - Less signal and CCE degradation

HL-LHC Strips

 LHC and pre-LHC: p⁺ in n

For HL-LHC upgrade: n⁺ in p or n⁺ in n



p – type substrates favored for strips and pixels


- Consequences:
 - signal loss
 - resolution degradation due to charge spreading

- Advantages:
 - faster charge collection (electrons have higher v_{drift})
 - Less signal and CCE degradation


/er

HL-LHC Pixels


Thin planar n⁺ in p sensors sensors



- 5000 e⁻ in 150 μm thin sensors @ 500 V_{bias}



• Hit efficiency > 80% at Φ > 10¹⁶




3D sensors

Advantages

- Decouple thickness from electrode distance
- Lower depletion voltage, less power dissipation
- Smaller drift distance, less trapping


Disadvantage

- More complex production process
- Lower yield, higher costs
- Higher capacitance (more noise)




- 3D is the most radiation hard technology to-day
- Similar performance than planar sensors, but less demanding in terms of bias voltage and cooling.
- For the HL-LHC we need :
 - More radiation hard (innermost layer(s), 1-2E16 n_{eq}/cm²)
 - Smaller pixels (compatible with new readout chip, $50 \mu m 25 \mu m$)
 - Thinner (reduce cluster size/merging, 200 μm 100 μm)

Key fabrication steps




 BOSCH PROCESS: alternating passivation (C4F8) and etch cycles (SF6)

- Within the plasma an electric field is applied perpendicular to the silicon surface.
- The etch cycle consists of fluorine based etchants which react with silicon surface, removing silicon. The etch rates are ~1-5µm/minute.
- To minimize side wall etching, etch cycle is stopped and replaced with a passivation gas which creates a Teflon-like coating homogenously around the cavity. Energetic fluorine ions, accelerated by the e-field, remove the coating from the cavity bottom but NOT the side walls.




Existing 3D designs



3D in ATLAS IBL

NOISE MAP



- After 4.3 fb⁻¹ corresponding to 1.3 Mrad and 2.5 × 10¹³ n_{eq}/cm²
- Bias voltage
 - IBL 3D: 20 V
 - IBL planar: 80 V
 - B-layer: 250 V

RD53: 65 nm HL-LHC ROC

- Joint cross experiments effort to:
 - Radiation qualification and characterization of the CMOS 65 nm technology (TSMC)
 - Develop tools to design and characterize circuits and building blocks needed for pixel chips
 - Design and characterize a full scale demonstrator pixel chip
- FE-65 first full-size prototype -> spring 2016



250 nm technology pixel size 400 × 50 μm² 3.5 M. transistors



130 nm technology pixel size 250 × 50 μm² 70 M transistors


1.1 00010, 1 WEIT 2010, 1 1000	,cung
FE-65	
hit rate 2-3 GHz/cm² < 1 MHz trigger @12µ	เร
3.5 mW/mm ² rad hard: 2x10 ¹⁶ /cr	
1 Grad	


E Eaccio TWEPP 2015 Proceedings

65 nm technology pixel size 50 × 50 μm² ~ 1000 M transistors


CMOS

- The CMOS stays for the complementary metal oxide semiconductor transistor (a type of field effect transistor, F. Wanlass 1963)
- First MOSFET was realized in 1959 Dawon Kahng and Martin M. Atalla.






CMOS




D. Bortoletto HCP Summer School 2016

CMOS



Radiation effects in 65 nm CMOS




Federico Faccio, TWEPP 2015

D. Bortoletto HCP Summer School 2016


Radiation effects in 65 nm CMOS


- NMOS are working without large damage up to 1Grad (damage < 20%)
- PMOS transistors do not work above 500Mrad
- Further studies ongoing including DRAD chip to investigate different transistors (size and shape)




ATLAS Tracker


- Driving design considerations
 - finer segmentation
 - simplicity & robustness maintaining minimal material
 - affordable cost








ATLAS Tracker




ATLAS ITK Layouts

- Several layout under study
 - **I-beams:** low-mass carbon composite support structure





ATLAS ITK Layouts Several layout under study



CMS Tracker

- Excellent tracking performance
- Focus on triggering @ L1
- New industrial 8" (an possibly 12") sensors
- Sensor spacing in the Outer Tracker was tuned to have p_T cut of 2 GeV/c






pT modules

- 2 Strip sensors
- 2x1016 Strips: ~ 5 cm x 90 μm
- 2x1016 Strips: ~ 5 cm x 90 μm
- P~5W
- ~ 2x 90 cm² active area
- For r > 60 cm
- Spacing 1.8 mm and 4.0 mm
- Pixel + Strip sensors
- 2x960 Strips: ~ 2.5 cm x100 μm
- 32x960 Pixels: ~ 1.4 mm x100 μm
- P~7W
- ~ 2x 45 cm² active area
- For r > 20 cm
- Spacing 1.6 mm, 2.6 mm and 4.0 mm


Operate sensors at about -20 °C with cooling set point at -30 °C

DS

pT modules



CMS Track trigger





Associative memories

Time MUX Trigger to process complete event


tracks seeded by stubs pairs








From hybrid to monolithic pixels




A CMOS revolution ?

- Depleted Monolithic Active Pixel Sensor
 - HR-material (charge collection by drift)
 - Fully depleted MAPS (DMAPS)
- Hybrid Pixels with Smart Diodes
 - HR or HV-CMOS as a sensor (8")
 - Standard FE chip
 - CCPD (HVCMOS) on FE-I4
- CMOS Active Sensors + Digital R/O chip
 - HR or HV-CMOS sensor + CSA (+Discriminator)
 - Dedicated "digital only" FE chip
- Passive CMOS Sensor + R/O chip
 - HR or HV-CMOS sensor
 - Dedicated FE chip
 - Low cost C4 bumping and flip-chip



Diode + Analogue + Digital





Diode + Analogue






Diode + Analogue

Digital FE

CMOS for imaging


- Rolling shutter architecture
 - Pixels of the same column share the same column line.
 - The gates of the switches are connected row-wise
 - For the readout of whole matrix we need n steps, where n is the number of rows.
 - Proper concept for imaging




Monolithic Active Pixels

- Use standard CMOS technology
- Signal is created in epitaxial layer (10-15 µm e.g. AMS 0.35 µm)
- Q≃80 e-h/µm 🗯 signal <1000 e−
- Q collected many by diffusion P-MOS transistor could lead to a loss of charge
- Small pixel sizes(pitch 20 –30 μm) → few
 μm resolution


- Very thin sensitive volume impact on signal magnitude
- Sensitive volume almost un-depleted
- Collection through diffusion slow impact on radiation tolerance & speed
- Only N-MOS transistors




MAPS in STAR



Data taking since 2014 (Au-Au, p-p, p-Au-collisions)



carbon fiber sector tubes (~ 200 μ m thick)





Topological reconstruction of charm hadrons such as D^0 which a lifetime $\sim 120\ \mu m$

DCA Pointing resolution	(I0 ⊕ 24 GeV/p·c) μm
Layers	Layer 1 at 2.8 cm radius
	Layer 2 at 8 cm radius
Pixel size	20.7 μm X 20.7 μm
Hit resolution	3.7 μm (6 μm geometric)
Position stability	5 μm rms (20 μm envelope)
Material budget first layer	$X/X_0 = 0.39\%$ (Al conductor cable)
Number of pixels	356 M
Integration time (affects pileup)	185.6 μs
Radiation environment	20 to 90 kRad / year
	2*10 ¹¹ to 10 ¹² IMeV n eq/cm ²
Rapid detector replacement	< I day

MAPS in STAR

- Unexpected damage seen on 15 ladders in the STAR radiation environment in 2014 Run first 2 weeks
- Latch-up phenomenon:
 - Self feeding short circuit caused by single event upset
 - Can only be stopped by removing the power






Inner layer damage: 14%

Pixel sensor layers deconstructed (plasma etching technique) and viewed with SEM.

- The metal layer appears to be melted
- Safe operations envelope implemented
 - Latch-up protection at 80 mA above operating current
 - Periodic detector reset


Full CMOS MAPS


• If PMOS transistors are introduced, signal loss can happen



INMAPS

- TowerJazz and Rutherford Appleton Laboratory
 - Deep P-Well to shield the PMOS transistors from epi layer
 - No charge loss occurs
 - Full CMOS → Smart pixels possible
 - Disadvantages
 - Not a standard process in limited number of producers





- INMAPS on High Resistivity resistivity (> 1kΩ cm) p-type epi-layer 18-40 µm thick
 - Moderate reverse bias to increase depletion zone around NWELL diode some charge collection by drift
 - Small n-well collecting diodes small Cin
 - Radiation tolerance (TID) to 700 krad (= 1/1500 of HL-LHC-pp)


R. Turchetta, W. Snoeys

D. Bortoletto HCP Summer School 2016

ALICE: MAPS

- Improve impact parameter resolution by a factor of ~3 in (r-φ) and ~5 in (z)
 - -Closer to IP: 39 mm \rightarrow 21 mm (layer 0)
 - –Reduce beampipe radius: 29 mm →
 18.2 mm
 - –Reduce pixel size: (50 µm x 425 µm) → O(30 µm x 30 µm)
 - –Reduce material budget: 1.14 % X₀ →
 0.3 % X₀ (inner layers)






~ 10 m² **12.5 G pixel**


- High tracking efficiency and p_T resolution
 - Increase granularity and radial extension → 7 pixel layers
- Fast readout of Pb-Pb interactions at 50 kHz (now 1kHz) and 400 kHz in p-p interactions
- Rad hard to TID: 2.7 Mrad, NIEL: 1.7 x 10¹³ 1 MeV n_{eq} cm⁻² (safety factor 10)
- Fast insertion/removal for maintenance

D. BORDIELLO HCP Summer School 2016

ALPIDE

- Pixel size: 29 x 27 µm² with low power front-end ~40 nW/pixel
- Extensive tests before and after irradiation






Efficiency > 99.5% and fake hit rate << 10⁵ over wide threshold range
 Excellent performance also after irradiation to 10¹³ (1MeV n_{eq})/cm²


CMOS HL-LHC

- The rate/radiation environment of the HL-LHC is challenging but CMOS could:
 - Lower cost large area detectors using commercial fabs
 - More pixel layers in trackers
 - A reduction of material and power
- R&D is ongoing with the goal of:
 - Achieve a depletion depth of 40 80 μm
 - Fast charge collection (for < 25ns "in-time" collection)
 - Reasonably large signal ~4000 e-
 - Small collection distance to avoid trapping and increase rad hardness



CMOS HL-LHC

- The rate/radiation environment of the HL-LHC is challenging but CMOS could:
 - Lower cost large area detectors using commercial fabs
 - More pixel layers in trackers
 - A reduction of material and power
- R&D is ongoing with the goal of:
 - Achieve a depletion depth of 40 80 μm
 - Fast charge collection (for < 25ns "in-time" collection)
 - Reasonably large signal ~4000 e-
 - Small collection distance to avoid trapping and increase rad hardness




Enabling technologies

 "High" Voltage 	Special processing for automotive and power management application to allow the HV necessary to create a depletion layer in a well's pn-junction of $o(10-15 \ \mu m)$.
 "High" resisitivity 	Hi/mid resistivity silicon wafers accepted/qualified by the foundry to facilitate the needed depletion layer
 "Technology features 	Radiation hard processes with multiple wells. Foundry must accept some process/DRC changes to optimize the design for HEP.
 Backside processing 	Wafer thinning from backside and backside implant to fabricate a backside contact aner CMOS processing

R&D on DMAPS

Electronics inside charge collection well

Electronics outside collection well




- Deep n and p wells
- Large collection node
- Large sensors capacitance sensor capacitance (DNW/PW junction!) → X-talk, noise & speed (power) penalties
- Short drift path


- Full CMOS with additional deep-p implant
- Small collection node
- Smaller capacitance less power
- Long drift path

R&D on HV/HR CMOS


• CCPD

- triple well process
- 10 Ωcm, 60 100 V
- depletion depth 10-20 µm -> 100 µm after irradiation
- ~1000 e- by drift
- R/O by AC coupling to FEI4 via glue layer






CCPDv3




D. Bortoletto HCP Summer School 20 I. Peric et al., NIM A765 (2014) 172-176

HV/HR-CMOS: strip

- Amplifiers and comparators could be on sensor but the rest of digital processing, command I/O, trigger pipelines, etc will go into a readout ASIC
- The active area is *pixelated*, with connections to the periphery that can yield
 2D coordinates
- \circ Pixel size ~40 μ m x 800 μ m
- Max reticle sizes are ~2x2 cm². Therefore rows of 4-5 chips could be the basic units (yield performance is critical here)






- Cost savings.
- Faster
 - construction
- Less material in the tracker.

43

4D Tracking


- Timing at each point along the track:
 - Massive simplification of patter recognition
 - Faster tracking algorithm even in very dense environments by using only "time compatible points



- Achieve ≈10 ps timing resolution with Si detectors using charge amplification with Low-Gain Avalanche Detectors
- Gain in silicon detectors is achieved through the avalanche mechanism which occurs when are accelerated by the electric field to energies sufficient to create mobile or free electron-hole pairs via collisions with bound electrons. Avalanche starts in high electric fields: E ~ 300 kV/cm


Gain in Silicon

- Charge multiplication: $N(I)=N_0 e^{\alpha I}$ and $G=e^{\alpha I}$
- Silicon devices with gain:
 - Avalanche Photo Diodes APD with G=5-500
 - SiPm G=10⁴
- Use external bias: assuming a 300 micron thick silicon detector, we need V_{bias} = 10 kV to achieve E ~ 300kV/cm



LGAD

 LGAD sensors obtain the high E-field by adding an extra doping layer



Current from thin and thick detectors

 Thick detectors have higher number of charges


 Q_{tot} ~75qd

• However the charge contributes to the initial current as

$$i = -\frac{dQ}{dt} = q\vec{E}_W\vec{v}$$

Shockley-Ramo Theorem

E_W=weighting field determines how the charge couples to the electrode



$$i=(75qd)\frac{k}{d}v=75$$
 kv=1-2 x 10⁻⁶ A

The initial current is constant

Gain and thickness


- The rate of particles produced by the gain does not depend on the thickness
- The gain current depends on d (via the weighting field)

$$di_{gain} \propto dN_{Gain} q v_{sat} (\frac{k}{d})$$

A given value of gain has much more effect on thin detectors

$$\frac{di_{gain}}{i} \propto \frac{dN_{Gain}qv_{sat}}{kqv_{sat}} = \frac{75(v_{sat}dt)Gqv_{sat}}{kqv_{sat}} \frac{k}{d} \propto \frac{G}{d}dt$$

LGAD



Thickness [µm]


For a fixed gain:


- amplitude = constant
- rise time ~ 1/thickness

Slew rate: • Increases with gain • Increases ~ 1/thickness $\frac{dV}{dt} \propto \frac{G}{d}$


Time resolution

 Figure of merit for σ_t is the "slew rate" dV/dt ≈ Signal/τ_{rise}






- Need: fast drift, large signals, low noise
 - e⁻ drift velocity in saturation (E = 20 kV/cm, v_D ≈ 10⁷ cm/s)
 - collect electrons fast is thin detectors
 - − large signals ⇒ gain
 - small C, small i_{leak}, low noise ➡ small electrodes
 - broad-band amplifier



Time resolution



R&D ongoing with CNM and FBK to make thinner faster detectors

Conclusions

- Tracking is essential to the reach our ambitious physics goals
- Technologies come and go but the use of silicon sensor for tracking is not yet going



- Larger: >>200 m² (FCC-HH)
- More channels: Giga pixels
- Thinner: 20 µm
- Less noise
- Better resolution

References


- Interaction with Matter & detectors:
 - CERN Summer school lectures (D. Bortoletto, W. Reigler): https://indico.cern.ch/event/387976/
 - The Physics of Particle detectors- DESY- organized by E. Garutti
 <u>http://www.desy.de/~garutti/LECTURES/ParticleDetectorSS12/Lectures_SS2012.ht</u>
 - CERN-Fermilab Hadron Collider Physics Summer School: <u>http://hcpss.fnal.gov/hcpss14/</u>
- Silicon: Manfred Krammer

http://www.hephy.at/fileadmin/user_upload/Lehre/Unterlagen/Praktikum/Halbleiterdetektoren.pdf

- CMOS:
 - I. Peric :<u>https://indico.cern.ch/event/237380/</u>
 - W.Snoyes https://agenda.infn.it/getFile.py/access?contribId=62&resId=0&materialId=slides&confld=8834
- Tracking
 - Excellent lectures on tracking algorithms by A. Saltzburger at HCPSS2014
 - Previous CERN academic lecture by P. Wells https://indico.cern.ch/event/526765/
- New ideas for silicon detectors:
 - Great summary by Norbert Wermes at VCI 2016: <u>https://indico.cern.ch/event/391665/sessions/160850/#20160215</u>
 - TWEPP: Topical Workshop on electronic for Particle Physics. Excellent talk by F. Faccio on radiation effects on electronics
 - VCI, VERTEX, PIXEL, Trento workshops

FCC

Tracker Detector evolution for the FCC



 $CMS \rightarrow FCC$

Thin sensors

- Reduced material
- Reduced ILeakage
- Planar sensors: work at 2x10¹⁶ n_{eq}/cm²
 - need high bias voltage
 - n in n (inner),
 - n in p (outer layers)
- Slim edges (both for 3D



