

Contribution ID: 147 Type: Presentation

Track Reconstruction Efficiencies with the H35DEMO HV-CMOS Pixel Detector

Thursday, 3 August 2017 14:12 (21 minutes)

The high-luminosity upgrade of the Large Hadron Collider (LHC) scheduled for 2025 requires an upgrade to the pixel sensor technology in the inner tracker of the ATLAS detector. One candidate is based on commercial high-voltage CMOS (HVCMOS) technology. This design can remove the need for an external readout chip by placing all readout circuitry in the sensor itself, thus providing improved signal sensitivity at a lower cost and reduced material budget. In this talk, we present results using the H35DEMO module, a step towards the fully monolithic HVCMOS detector. This module was created using 350 nm technology, and includes in-chip analog amplification, with discrimination and readout still provided by a capacitatively-coupled external chip. We compare pixel and track reconstruction efficiencies using several variations of the H35DEMO, presenting results with different substrate resistivities, architectures, and applied voltages.

Primary author: Mr ZHANG, Matt (University of Illinois at Urbana Champaign)

Co-authors: Mr MIUCCI, Antonio (CERN); FRIZZELL, Dylan (University of Oklahoma); Mr CAVALLARO, Emanuele (CERN); Mr ZAFFARONI, Ettore (CERN); Mr DI BELLO, Francesco (CERN); Ms METCALFE, Jessica (Argonne National Lab); Mr XU, Lailin (CERN); Ms MENG, Lingxin (CERN); Mr PINTO, Mateus (CERN); Mr BENOIT, Mathieu (LAL); Mr TERZO, Stefano (CERN); Mr WESTON, Thomas (CERN)

Presenter: Mr ZHANG, Matt (University of Illinois at Urbana Champaign)

Session Classification: Particle Detectors

Track Classification: Particle Detectors