

| | | |
|----------------|---|-----------------|
| 35 t | Early DUNE Prototype from 2015 | |
| AG | Aggregator | artDAQ |
| APA | Anode Plane Assembly | TPC |
| APE | Arithmetic Probability Encoding | RCE/compressio |
| artDAQ | DAQ software framework | |
| BI | Beam Instrumentation | |
| BIG | Beam Instrumentation Group | |
| BLI | Beam Line Instrumentation | Beam Inst. |
| BR | Board Reader | artDAQ |
| CE | Cold Electronics | |
| COB | Cluster On Board | RCE |
| COLDATA | FE ASIC for TPC | CE |
| CPA | Cathode Plane Assembly | TPC |
| CRT | Cosmic Ray Tagger | |
| CTB | Central Trigger Board | Trigger |
| DIM | Distributed Information Management system | Slow/Run Contrc |
| DIP | Data Interchange Protocol | Slow/Run Contrc |
| DPM | Data Processing Module | RCE |
| DQM | Data Quality Monitoring | |
| DTM | Data Transfer Module | RCE |
| DUNE | Deep Underground Neutrino Experiment | |
| EB | Event Builder | artDAQ |
| EHN1 | ProtoDUNE installation site in CERN North Area | |
| FD | Far Detector (final DUNE expt) | DUNE |
| FELIX | Front-End Link EXchange (TPC Readout) | |
| FEMB | Front-End MotherBoard | CE |
| FHICL | Fermilab Hierarchical Control Language | artDAQ |
| FMC | FPGA Mezzanine Card | FPGA |
| HLS | High Level Synthesis | FPGA |
| JCOP | Joint COntrols Project | Slow/Run Contrc |
| LBNE | Long Baseline Neutrino Experiment (old name for DUNE) | DUNE |
| LBNF | Long Baseline Neutrino Facility | DUNE |
| ND | Near Detector (final DUNE expt) | DUNE |

| | | |
|-----------------|---|-----------------|
| NP02 | ProtoDUNE Dual Phase | |
| NP04 | ProtoDUNE Single Phase | |
| PD | ProtoDUNE (and sometimes incorrectly Photon Detector) | |
| PD-DP | ProtoDUNE Dual Phase | |
| PD-SP | ProtoDUNE Single Phase | |
| PDS | Photon Detector System | |
| PMT | Process Management Tool | artDAQ |
| PTB | Penn Trigger Board | 35t |
| PTC | Power and Timing Card | WIB |
| RCE | Reconfigurable Cluster Element (TPC Readout) | |
| RTM | Rear Transmission Module | RCE |
| SNB | SuperNova Burst | |
| SoC | System-on-Chip | FPGA |
| SSP | SiPM Signal Processor | PDS |
| WA105 | ProtoDUNE Dual Phase | |
| WIB | Warm Interface Board | |
| WinCC-OA | SCADA | Slow/Run Contrc |
| WR | White Rabbit | Beam Inst. |
| | Description | Domain |