

## Cold Electronics for Pixelated Readout of LAr-TPCs

Dan Dwyer (LBNL) Mar. 28, 2017



## Overview

## **Developing front-end ASIC for scalable LAr-TPC pixel readout**

- True 2D readout: each pixel connected to an independent front-end channel
- Scalable: power use must be very low to avoid excess heat generation in LAr

## Positive result from initial Design Study (Dec. 2016):

- Circuit simulation satisfies requirements within allowed power budget.

## **First-generation prototype ASIC:**

- Detailed design currently in development
- Requirements focused on most critical components, not final functionality
- Aggressive Target: Receive chips at LBNL in late Summer

## **Testing program at LBNL:**

- Now formulating and preparing IC testing program



# Motivation: Fight Pile-up

## **DUNE Near Detector:**

High-rate environment overwhelms wire readout technique.



Example simulation of neutrino pile-up for a single neutrino beam pulse.

Each color represents a separate neutrino interaction.

Combination of neutrino interactions in LAr-TPC with external backgrounds.

From J. Sinclair

## 2-D pixel readout would overcome LAr near detector pile-up



# Wire Signal Ambiguity

## 2-D charge distribution (at fixed time) can be ambiguous

**Example:** 3 GeV electron neutrino charged-current interaction in liquid argon.



When tracks/showers parallel to anode plane, all wire signals are simultaneous.

#### For impact on Far Detectors, see talk a previous DUNE Collab Meeting by C. Zhang.



# **Pixel Sensor Development**

## LHEP group at Univ. of Bern / ArgonCUBE:

- Demonstrated pixel sensor in LAr (Summer 2016)
- Need low-power electronics for large-scale feasibility



Pixel spacing: 3mm



[mm]<sup>300</sup>

0



# **Pixel Sensor Development**

## New results with 2<sup>nd</sup> generation sensor @ Bern (Mar. 2017):

- Reduced noise in test system
- Examining timing of ROI (focus grid) signal relative to pixel signal





See yesterday's talk by J. Sinclair.



# Prototype IC Requirements

## v1 prototype considerations:

- Limit requirements in order to advance schedule, increase chance of success
- Focus on two critical aspects:
  - 1) Demonstrate low-noise low-power cryogenic amplifier
  - 2) Demonstrate MIP-track detection capability in test TPC

## Goal 1: Amplifier

**Noise:** < 1600 ENC

SNR of 9 to 1 for MIP signals

## **Power:** < 50 µW/channel

Total heat load: ~few W/m<sup>2</sup>

## Channel Density: >= 16 ch / chip

Minimize system complexity, cabling

## Goal 2: MIP-track detection

## Multiplexed: >= 100s of pixels per output

Achieve MIP detection with feasible # of feedthroughs.

ADC LSB: LSB < 1600 ENC

Digitization noise < amplifier noise

## ADC Range: 6-bit range

Span MIP signal range

## **ADC Time-resolution:** <= 2 μs

Equal or better than spatial resolution (3 mm)

### **Deadtimeless:** Buffer > 1500 digitizations

Handle worst-case: track perpendicular to pixel



# Prototype IC Requirements

## Not included in v1 Prototype:

ADC Range: Will not yet target full dynamic range (~12-bit)
Digital Power: v1 multiplexing and readout may exceed power constraints
Channel Calibration: Built-in calibration capacitor may be low-precision
Reliability: Not aiming for long-term cold qualification.
Will not include signal rerouting around dead ICs

### **Postpone these features to next generation IC:**

- Advances schedule of design and delivery of v1 IC
- Substantially increases odds of v1 IC success



# LArPix v1: Design Concept

## Amplifier with Self-triggered Digitization and Readout

## A. Front-end amplifier:



Up to 256 ICs daisy-chained on a single pair of UART digital I/O lines

Mar. 28, 2017

Cold Electronics for Pixelated LArTPC



## LArPix v1: Progress and Schedule

### **Preliminary Design Study completed (Dec. 2016)**

Initial IC designed and simulated, in 180nm TSMC process Design met requirements, based on simulation: Noise: 795 ENC (amplifier only), 820 ENC (amp + digitizer) Power: 25 μW (amplifier), 0.002 μW (discriminator), 0.54 μW (digitizer)





## LArPix v1: Data I/O Format

### **UART Data I/O Format:**

Allows bi-directional digital communication over 2 wires:

- No chip select, dedicated clock, or synchronization pins required For simplicity, all I/O words (data, configuration, test) a common length: 54-bits Includes test patterns to simplify synchronization with master FPGA.





# LArPix v1: IC Simulation



#### Mar. 28, 2017

#### Cold Electronics for Pixelated LArTPC



# LArPix PCB Design

## v1 prototype requires modified pixel PCB:

- James provided details of existing LHEP PCB design
- Altering layout to support independent readout of each pixel



## **Example: 32-channel PCB block**

- Tile large plane by repeating basic block
- Simple two-layer PCB may be sufficient
- ICs daisy-chained along service lines
- Prototype IC: will epoxy & wirebond to PCB





# LArPix v1: Testing

#### **Step 1: IC characterization with test board**

Able to reuse test boards from previous LBNL IC project.

#### Step 2: Testing in LArTPC

Test in 'mini' ArgonCUBE Pixel Demonstrator TPC provided by LHEP group



#### **Existing LUX/LZ test system available:**

- Single-pass LAr purification and cryostat
- Purity seems sufficient for our tests (electron lifetime: >few hundred μs)



Mar. 28, 2017



## Summary

## **LAr-TPC Near Detector Module:**

Hindered by signal pile-up from LBNF beam intensity. ArgonCUBE prototype: demonstrated feasibility of 2D charge readout Large-scale deployment requires low-power readout electronics

## LArPix v1 IC:

Dedicated IC for low-power 2D charge readout.

Design study: suggested IC feasibility, no obvious show-stoppers Prototype design progressing quickly; most of layout now established Targeting start of production in ~2 months, in 180nm TSMC process Aiming for demonstration of noise & power performance in late 2017



## Backup



# **Triggering Methods**

## **Consider three methods of triggering and readout:**

## 1) Channel (self) triggering:

- All channels always on
- Digitize and readout whenever channel above threshold
- Issue: Unoccupied channel power use must be very low.

## Potential fallbacks if power use is too high:

## 2) Global triggering:

- Receive external trigger from beam or light-detection system
- Enable all channels in detector
- Collect hits and readout for ~10 ms

## 3) Region triggering:

- Use inductive signal to detect incoming charge
- Enable pixel channels O(100) in single inductive region
- Collect hits and readout for  $\sim 10 \ \mu s$
- Issue: Inductive signal provides very little lead-time ( $\sim 2 \mu s$ ), difficult to 'wake-up' pixel this quickly. Cold Electronics for Pixelated LArTPC



## Simulation

## Noise and power performance of CSA, discriminator, ADC



#### Cold Electronics for Pixelated LArTPC



# **Pixel Signal Modeling**

Implemented 3-D field and charge drift for pixel signal modeling.



### **Electron Paths:**

Start near top of 1-cm box, along z=0.5cm 'slice', from x=0.05cm to 0.5cm

Propagate in e-field until electron strikes surface.

## **Observations:**

- Three paths reach pixel
- Two paths end on PCB
- Four paths reach field cage

Signals:

<2 us long

e- on pixel: Signal area similar

-> Geometry and focusing needs to be refined.