Future Processor Architectures

Chris Green
DAQ R&D Workshop
Wednesday, October 11, 2017
Goal in terms of workshop

• Session: Promising Technologies and Techniques
• From charge item (4):
  – “To identify future trends in electronics, computing, and other data acquisition technologies that may be promising areas of research for use in future experiments and ongoing detector research.”
• This talk addresses item (4) in the charge
  – “ideally present the breadth of possibilities within the specified topic area.”
• Covering roadmap topic areas
Outline

• Focus and motivation
• Current technology drivers and directions
• Survey of current and upcoming technologies
• Conclusion
Focus and motivation

• Triggering / filtering within time constraints will continue to be a demanding challenge, but much HPC-caliber hardware is already commodity.
• Event-building on commodity hardware is already happening: high-speed, low latency local networking is already here, affordable and only getting better.
• Integrated, heterogeneous systems improving rapidly – PFLOP racks.
• Moore’s Law still (mostly) good for a few years (5nm limit in ~2020) but Dennard scaling has been dead for >10y. Many novel uses for all those transistors which will require planning and ingenuity to take advantage of: need to start now!
• What will be available in 10+ years and how to plan to use it?
What is driving changes in computing architecture?

- DOE’s ASCR program looks to be driving a good amount of future technology
- This recent slide provides a good summary of computing drivers

What does the Future Hold: Strategic Vision for ASCR’s Research Program

Emerging trends are pointing to a future that is increasingly
1. **Instrumented**: Sensors, satellites, drones, offline repositories
2. **Interconnected**: Internet of Things, composable infrastructure, heterogeneous resources
3. **Automated**: Complexity, real-time, machine learning
4. **Accelerated**: Faster & flexible research pathways for science & research insights

**What is the role of ASCR’s Research Program in transforming the way we carry out energy & science research?**

1. **Post-Moore technologies**: Need basic research in new algorithms, software stacks, and programming tools for quantum and neuromorphic systems
2. **Extreme Heterogeneity**: Need new software stacks, programming models to support the heterogeneous systems of the future
3. **Adaptive Machine Learning, Modeling, & Simulation for Complex Systems**: Need algorithms and tools that support automated decision making from intelligent operating systems, in situ workflow management, improved resilience and better computational models.
4. **Uncertainty Quantification**: Need basic research in uncertainty quantification and artificial intelligence to enable statistically and mathematically rigorous foundations for advances in science domain-specific areas.
5. **Data Tsunami**: Need to develop the software and coordinated infrastructure to accelerate scientific discovery by addressing challenges and opportunities associated with research data management, analysis, and reuse.

Helland - ASCAC Presentation 9/26/2017
Numerous Opportunities to Continue Moore’s Law Technology! (but winning solution is unclear)

Computing Beyond Moore’s Law

TABLE 1. Summary of technology options for extending digital electronics.

<table>
<thead>
<tr>
<th>Improvement Class</th>
<th>Technology</th>
<th>Timescale</th>
<th>Complexity</th>
<th>Risk</th>
<th>Opportunity</th>
</tr>
</thead>
<tbody>
<tr>
<td>Architecture and software advances</td>
<td>Advanced energy management</td>
<td>Near-Term</td>
<td>Medium</td>
<td>Low</td>
<td>Low</td>
</tr>
<tr>
<td></td>
<td>Advanced circuit design</td>
<td>Near-Term</td>
<td>High</td>
<td>Low</td>
<td>Medium</td>
</tr>
<tr>
<td></td>
<td>System-on-chip specialization</td>
<td>Near-Term</td>
<td>Low</td>
<td>Low</td>
<td>Medium</td>
</tr>
<tr>
<td></td>
<td>Logic specialization/dark silicon</td>
<td>Mid-Term</td>
<td>High</td>
<td>High</td>
<td>High</td>
</tr>
<tr>
<td></td>
<td>Near threshold voltage (NTV) operation</td>
<td>Near-Term</td>
<td>Medium</td>
<td>High</td>
<td>High</td>
</tr>
<tr>
<td>3D integration and packaging</td>
<td>Chip stacking in 3D using thru-silicon vias (TSVs)</td>
<td>Near-Term</td>
<td>Medium</td>
<td>Low</td>
<td>Medium</td>
</tr>
<tr>
<td></td>
<td>Metal layers</td>
<td>Mid-Term</td>
<td>Medium</td>
<td>Medium</td>
<td>Medium</td>
</tr>
<tr>
<td></td>
<td>Active layers (epitaxial or other)</td>
<td>Mid-Term</td>
<td>High</td>
<td>Medium</td>
<td>High</td>
</tr>
<tr>
<td>Resistance reduction</td>
<td>Superconductors</td>
<td>Far-Term</td>
<td>High</td>
<td>Medium</td>
<td>High</td>
</tr>
<tr>
<td></td>
<td>Crystalline metals</td>
<td>Far-Term</td>
<td>Unknown</td>
<td>Low</td>
<td>Medium</td>
</tr>
<tr>
<td>Millivolt switches (a better transistor)</td>
<td>Tunnel field-effect transistors (TFETs)</td>
<td>Mid-Term</td>
<td>Medium</td>
<td>Medium</td>
<td>Medium</td>
</tr>
<tr>
<td></td>
<td>Heterogeneous semiconductors/strained silicon</td>
<td>Mid-Term</td>
<td>Medium</td>
<td>Medium</td>
<td>Medium</td>
</tr>
<tr>
<td></td>
<td>Carbon nanotubes and graphene</td>
<td>Far-Term</td>
<td>High</td>
<td>High</td>
<td>High</td>
</tr>
<tr>
<td></td>
<td>Piezo-electric transistors (PFETs)</td>
<td>Far-Term</td>
<td>High</td>
<td>High</td>
<td>High</td>
</tr>
<tr>
<td>Beyond transistors (new logic paradigms)</td>
<td>Spintronics</td>
<td>Far-Term</td>
<td>Medium</td>
<td>High</td>
<td>High</td>
</tr>
<tr>
<td></td>
<td>Topological insulators</td>
<td>Far-Term</td>
<td>Medium</td>
<td>High</td>
<td>High</td>
</tr>
<tr>
<td></td>
<td>Nanophotonics</td>
<td>Near/Far-Term</td>
<td>Medium</td>
<td>Medium</td>
<td>High</td>
</tr>
<tr>
<td></td>
<td>Biological and chemical computing</td>
<td>Far-Term</td>
<td>High</td>
<td>High</td>
<td>High</td>
</tr>
</tbody>
</table>

Slide courtesy of John Shalf
Nowell – SSDBM, June 29, 2017

Not that post-Moore ...
What is our trajectory? Here is the story.

- Seems that given the deluge of data and the end of Moore’s Law, that a major computing problem is imminent.
- Thanks in part to AI and post-Moore technological advances, there is hope.
Looks like Intel has repackaged their standard processor line.
Xeon SP roadmap

• Moving slowly ahead
• Not many surprises here: architecture changes unlikely to be earth-shattering.

<table>
<thead>
<tr>
<th>Chip Family</th>
<th>Process</th>
<th>PC Chip</th>
<th>Launch Date</th>
<th>Server Chip</th>
<th>Launch Date</th>
<th>Months</th>
</tr>
</thead>
<tbody>
<tr>
<td>Nehalem</td>
<td>45 nm</td>
<td>Core i7</td>
<td>Nov-08</td>
<td>Xeon 5500</td>
<td>Mar-09</td>
<td>4</td>
</tr>
<tr>
<td>Westmere</td>
<td>32 nm</td>
<td>Core i7</td>
<td>Jul-10</td>
<td>Xeon 5600</td>
<td>Feb-11</td>
<td>7</td>
</tr>
<tr>
<td>Sandy Bridge</td>
<td>32 nm</td>
<td>Core i7</td>
<td>Jan-11</td>
<td>Xeon E5</td>
<td>Mar-12</td>
<td>14</td>
</tr>
<tr>
<td>Ivy Bridge</td>
<td>22 nm</td>
<td>Core i7</td>
<td>Apr-12</td>
<td>Xeon E5 v2</td>
<td>Sep-13</td>
<td>17</td>
</tr>
<tr>
<td>Haswell</td>
<td>22 nm</td>
<td>Core i7</td>
<td>Jun-13</td>
<td>Xeon E5 v3</td>
<td>Sep-14</td>
<td>15</td>
</tr>
<tr>
<td>Broadwell</td>
<td>14 nm</td>
<td>Core i7</td>
<td>Jan-15</td>
<td>Xeon E5 v4</td>
<td>Mar-16</td>
<td>14</td>
</tr>
<tr>
<td>Skylake</td>
<td>14+ nm</td>
<td>Core i7</td>
<td>Sep-15</td>
<td>Xeon E5 v5</td>
<td>Jul-17</td>
<td>22</td>
</tr>
<tr>
<td>Kaby Lake</td>
<td>14++ nm</td>
<td>Core i7</td>
<td>Jan-17</td>
<td>Xeon E5 v6</td>
<td>Mar-18</td>
<td>14</td>
</tr>
<tr>
<td>Cannonlake</td>
<td>10 nm</td>
<td>Core i7</td>
<td>Nov-17</td>
<td>Xeon E5 v7</td>
<td>Nov-18</td>
<td>12</td>
</tr>
<tr>
<td>Icelake</td>
<td>10+ nm</td>
<td>Core i7</td>
<td>Jun-18</td>
<td>Xeon E5 v8</td>
<td>Jan-19</td>
<td>7</td>
</tr>
<tr>
<td>Tigerlake</td>
<td>10++ nm</td>
<td>Core i7</td>
<td>Jun-19</td>
<td>Xeon E5 v9</td>
<td>Sep-19</td>
<td>3</td>
</tr>
<tr>
<td>???</td>
<td>7 nm</td>
<td>Core i7</td>
<td>Jun-20</td>
<td>Xeon E5 v10</td>
<td>Jan-20</td>
<td>-5</td>
</tr>
<tr>
<td>???</td>
<td>7+ nm</td>
<td>Core i7</td>
<td>Jun-21</td>
<td>Xeon E5 v11</td>
<td>Jan-21</td>
<td>-5</td>
</tr>
<tr>
<td>???</td>
<td>7++ nm</td>
<td>Core i7</td>
<td>Jun-22</td>
<td>Xeon E5 v12</td>
<td>Jan-22</td>
<td>-5</td>
</tr>
</tbody>
</table>
**AMD Zen**

- “The Epyc 7000s are system-on-chip designs, which means they do not require an external chipset to operate in single-socket mode or two expand out to two-sockets with NUMA interconnects. All the necessary I/O for linking the sockets is on the chips, as are all of the controllers to link out to memory and peripherals.”
  
AMD Zen (2)

- "ZEN"  
  - 14nm

- "Rome"  
  - "Zen 2"  
  - 7nm

- "Milan"  
  - "Zen 3"  
  - 7nm+

2017  
Continuous Innovation

2020  
Performance Leadership
“Power9 boasts speeds and technologies unseen in any chip before.”

- [https://baseline-data.com/blog/disaster-recovery-news/ibm-power9-chip-processor/](https://baseline-data.com/blog/disaster-recovery-news/ibm-power9-chip-processor/)
IBM Power (2)

Four targeted implementations

<table>
<thead>
<tr>
<th>SMP scalability / Memory subsystem</th>
<th>SMT4 Core</th>
<th>SMT8 Core</th>
</tr>
</thead>
<tbody>
<tr>
<td>Robust 2 socket SMP system</td>
<td>24 SMT4 Cores / Chip</td>
<td>12 SMT8 Cores / Chip</td>
</tr>
<tr>
<td>Direct Memory Attach</td>
<td>Linux Ecosystem Optimized</td>
<td>PowerVM Ecosystem Continuity</td>
</tr>
<tr>
<td>• Up to 8 DDR4 ports</td>
<td>Cache and interconnect</td>
<td>Cache and interconnect</td>
</tr>
<tr>
<td>• Commodity packaging form factor</td>
<td>PIR</td>
<td>PCIe link</td>
</tr>
</tbody>
</table>

Scale-Up – Multi-Socket Optimized

Scalable System Topology / Capacity
• Large multi-socket
• Buffered Memory Attach
• 8 Buffered channels

Modular Execution Slices

POWER8 SMT8 Core
POWER9 SMT8 Core
POWER9 SMT4 Core

Re-factored Core Provides Improved Efficiency & Workload Alignment
• Enhanced pipeline efficiency with modular execution and intelligent pipeline control
• Increased pipeline utilization with symmetric data-type engines. Fixed, Float, 128b, SIMD
• Shared compute resource optimizes data-type interchange
**Intel Xeon Phi - KNL**

**Knights Landing Overview**

**Chip:** 36 Tiles interconnected by 2D Mesh

**Tile:** 2 Cores + 2 VPU/core + 1 MB L2

**Memory:** MCDRAM: 16 GB on-package; High BW

DDR4: 6 channels @ 2400 up to 384GB

**IO:** 36 lanes PCIe Gen3. 4 lanes of DMI for chipset

**Node:** 1-Socket only

**Fabric:** Omni-Path on-package (not shown)

**Vector Peak Perf:** 3+TF DP and 6+TF SP Flops

**Scalar Perf:** ~3x over Knights Corner

**Streams Triad (GB/s):** MCDRAM: 400+; DDR: 90+

Source Intel: All products, computer systems, dates and figures specified are preliminary based on current expectations, and are subject to change without notice. KNL data are preliminary based on current expectations and are subject to change without notice. Binary Compatible with Intel Xeon processors using Haswell Instruction Set. Vector and Scalar Bandwidth numbers are based on STREAM-like memory access pattern after MCDRAM or flat memory. Results have been estimated based on internal Intel analysis and are provided for informational purposes only. Any difference in system configuration or software environment may affect system performance.

Chris Green, DAQ R&D Workshop, 2017-10-11, UNM.
Intel Xeon Phi - KNL (2)

- KNL has interesting memory and vector processing features for high performance applications

**Memory Modes**

### Cache Mode
- 16GB MCDRAM
- DDR
- SW-Transparent, Mem-side cache
- Direct mapped, 64B lines
- Tags part of line
- Covers whole DDR range

### Flat Mode
- 16GB MCDRAM
- DDR
- MCDRAM as regular memory
- SW-Managed
- Same address space

### Hybrid Mode
- 8 or 12GB MCDRAM
- DDR
- Part cache, Part memory
- 25% or 50% cache
- Benefits of both

---

**KNL ISA**

- **ES-2600 (SNB)**
  - x87/MMX
  - SSE
  - AVX
  - AVX2
  - BMI
  - TSX
- **ES-2600v3 (HSW)**
  - x87/MMX
  - SSE
  - AVX
  - AVX2
  - BMI
- **KNL (Xeon Phi)**
  - AVX-512F
  - AVX-512CD
  - AVX-512PF
  - AVX-512ER
  - No TSX. Under separate CPUID bit

### Legacy Features
- KNL implements all legacy instructions
  - Legacy binary runs w/o recompilation
  - KNC binary requires recompilation

### AVX-512 Extensions
- KNL introduces AVX-512 Extensions
  - 512-bit FP/Integer Vectors
  - 32 registers, & 8 mask registers
  - Gather/Scatter
  - **Conflict Detection**: Improves Vectorization
  - **Prefetch**: Gather and Scatter Prefetch
  - **Exponential and Reciprocal Instructions**

---

1. Previous Code name Intel® Xeon® processors
2. Xeon Phi = Intel® Xeon Phi™ processor

---

Chris Green, DAQ R&D Workshop, 2017-10-11, UNM.
**Xeon Phi – deployments**

- Cori-2 is already KNL
- Recently announced Aurora will feature Knights Hill

**ALCF 2021 EXASCALE SUPERCOMPUTER – A21**

Intel/Cray Aurora supercomputer planned for 2018 shifted to 2021

Scaled up from **180 PF to over 1000 PF**

Support for three “pillars”

- **Simulation**
- **Data**
- **Learning**

**Cyberinfrastructure investment**

- Pre-planning review
- Design review
- Rebaseline review
- NRE contract award
- Build contract modification

**ALCF-3 ESP: Application Readiness**

**NRE: HW and SW engineering and productization**

**ALCF-3 Facility and Site Prep, Commissioning**

**Data**

**Simulation**

**Learning**

Chris Green, DAQ R&D Workshop, 2017-10-11, UNM.
NVIDIA Tesla

Table 1. Comparison of NVIDIA Tesla GPUs

<table>
<thead>
<tr>
<th>Tesla Product</th>
<th>Tesla K40 (Kepler)</th>
<th>Tesla M40 (Maxwell)</th>
<th>Tesla P100 (Pascal)</th>
<th>Tesla V100 (Volta)</th>
</tr>
</thead>
<tbody>
<tr>
<td>GPU</td>
<td>GK108</td>
<td>GM200</td>
<td>GP100</td>
<td>GV100</td>
</tr>
<tr>
<td>SMs</td>
<td>15</td>
<td>24</td>
<td>56</td>
<td>80</td>
</tr>
<tr>
<td>TPCs</td>
<td>15</td>
<td>24</td>
<td>28</td>
<td>40</td>
</tr>
<tr>
<td>FPS2 Cores / SM</td>
<td>192</td>
<td>128</td>
<td>64</td>
<td>64</td>
</tr>
<tr>
<td>FPS2 Cores / GPU</td>
<td>2880</td>
<td>3072</td>
<td>3584</td>
<td>5120</td>
</tr>
<tr>
<td>FPS6 Cores / SM</td>
<td>64</td>
<td>4</td>
<td>32</td>
<td>32</td>
</tr>
<tr>
<td>FPS6 Cores / GPU</td>
<td>960</td>
<td>96</td>
<td>1792</td>
<td>2560</td>
</tr>
<tr>
<td>Tensor Cores / SM</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>8</td>
</tr>
<tr>
<td>Tensor Cores / GPU</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>640</td>
</tr>
<tr>
<td>GPU Boost Clock</td>
<td>810/875 MHz</td>
<td>1114 MHz</td>
<td>1480 MHz</td>
<td>1530 MHz</td>
</tr>
<tr>
<td>Peak FP32 TFLOPS</td>
<td>5</td>
<td>6.8</td>
<td>10.6</td>
<td>15.7</td>
</tr>
<tr>
<td>Peak FP64 TFLOPS</td>
<td>1.7</td>
<td>21</td>
<td>5.3</td>
<td>7.8</td>
</tr>
<tr>
<td>Peak Tensor TFLOPS</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>125</td>
</tr>
<tr>
<td>Texture Units</td>
<td>240</td>
<td>192</td>
<td>224</td>
<td>320</td>
</tr>
<tr>
<td>Memory Interface</td>
<td>384-bit GDDR5</td>
<td>384-bit GDDR5</td>
<td>4096-bit HBM2</td>
<td>4096-bit HBM2</td>
</tr>
<tr>
<td>Memory Size</td>
<td>Up to 12 GB</td>
<td>Up to 24 GB</td>
<td>16 GB</td>
<td>16 GB</td>
</tr>
<tr>
<td>L2 Cache Size</td>
<td>1536 KB</td>
<td>3072 KB</td>
<td>4096 KB</td>
<td>6144 KB</td>
</tr>
<tr>
<td>Shared Memory Size / SM</td>
<td>16 KB/32 KB/48 KB</td>
<td>96 KB</td>
<td>64 KB</td>
<td>Configurable up to 96 KB</td>
</tr>
<tr>
<td>Register File Size / SM</td>
<td>256 KB</td>
<td>256 KB</td>
<td>256 KB</td>
<td>256 KB</td>
</tr>
<tr>
<td>Register File Size / GPU</td>
<td>3840 KB</td>
<td>6144 KB</td>
<td>14336 KB</td>
<td>20480 KB</td>
</tr>
<tr>
<td>TDP</td>
<td>235 Watts</td>
<td>250 Watts</td>
<td>300 Watts</td>
<td>300 Watts</td>
</tr>
<tr>
<td>Transistors</td>
<td>7.1 billion</td>
<td>8 billion</td>
<td>15.3 billion</td>
<td>21.1 billion</td>
</tr>
<tr>
<td>GPU Die Size</td>
<td>551 mm²</td>
<td>601 mm²</td>
<td>610 mm²</td>
<td>815 mm²</td>
</tr>
<tr>
<td>Manufacturing Process</td>
<td>28 nm</td>
<td>28 nm</td>
<td>16 nm FinFET+</td>
<td>12 nm FFN</td>
</tr>
</tbody>
</table>

1 Peak TFLOPS rates are based on GPU Boost Clock

Figure 12. Hybrid Cube Mesh NVLink Topology as used in DGX-1 with V100

---

Chris Green, DAQ R&D Workshop, 2017-10-11, UNM.
NVIDIA Volta architecture

- Improved SIMT model
- Multiprocessing capabilities
- Tensor cores

Figure 4. Volta GV100 Full GPU with 84 SM Units
NVIDIA - deployments Pascal to Volta

Installation Begins at OLCF

Start of Installation

Installation Complete

Minsky – precursor to Summit

Feature | Titan | Summit
--- | --- | ---
Application Performance | Baseline | 5-10x Titan
Nodes | 18,688 | ~4,600
Node performance | 1.4 TF | > 40 TF
Memory per Node | 32 GB DDR3 + 6 GB GDDR5 | 512 GB DDR4 + 96 GB HBM
NV memory per Node | 0 | 1600 GB
System Interconnect | Gemini (6.4 GB/s) | Dual Rail EDR-IB (23 GB/s)
Interconnect Topology | 3D Torus | Non-blocking Fat Tree
Processors | 1 AMD Opteron™ 1 NVIDIA Kepler™ | 2 IBM POWER9™ 6 NVIDIA Volta™
File System | 32 PB, 1 TB/s, Lustre® | 250 PB, 2.5 TB/s, GPFS™
**Intel Knights Mill (KNM)**

- Expected release in Q4 2017
- Based on KNLs, but **optimized for deep learning optimizations.**

**Knights Mill SOC**

- 6 channels of up to DDR4 2400 (High capacity, up to 384GB)
- 16GB of IPM (MCDRAM) (High memory bandwidth)
- 36 lanes PCIE Gen3 (High IO performance)

Source Note: All products, computer systems, data and figures specified are preliminary based on current expectations and are subject to change without notice. KNM data are preliminary based on current expectations and are subject to change without notice. Bandwidth numbers are based on 371GB/s PCIe memory access pattern when MCDRAM used as full-memory. Numbers have been measured based on external Intel testing and are not for internal or system use. Any reference to Intel’s fusion or platform design or information is not intended performance.
NVIDIA Tesla P40 Inferencing Accelerator

• Based on Pascal

FEATURES
- The world’s fastest processor for inference workloads
- 47 TOPS of INT8 for maximum inference throughput and responsiveness
- Hardware-decode engine capable of transcoding and inferencing 35 HD video streams in real time

SPECIFICATIONS
<table>
<thead>
<tr>
<th>Feature</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>GPU Architecture</td>
<td>NVIDIA Pascal™</td>
</tr>
<tr>
<td>Single-Precision Performance</td>
<td>12 TeraFLOPS*</td>
</tr>
<tr>
<td>Integer Operations [INT8]</td>
<td>47 TOPS* (Tera-Operations per Second)</td>
</tr>
<tr>
<td>GPU Memory</td>
<td>24 GB</td>
</tr>
<tr>
<td>Memory Bandwidth</td>
<td>346 GB/s</td>
</tr>
<tr>
<td>System Interface</td>
<td>PCI Express 3.0 x16</td>
</tr>
<tr>
<td>Form Factor</td>
<td>4.4” H x 10.5” L, Dual Slot, Full Height</td>
</tr>
<tr>
<td>Max Power</td>
<td>250 W</td>
</tr>
<tr>
<td>Enhanced Programmability with Page Migration Engine</td>
<td>Yes</td>
</tr>
<tr>
<td>ECC Protection</td>
<td>Yes</td>
</tr>
<tr>
<td>Server-Optimized for Data Center Deployment</td>
<td>Yes</td>
</tr>
<tr>
<td>Hardware-Accelerated Video Engine</td>
<td>1x Decode Engine, 2x Encode Engine</td>
</tr>
</tbody>
</table>

* With Boost Clock Enabled

Chris Green, DAQ R&D Workshop, 2017-10-11, UNM.
AMD Instinct

- AMD’s ML-focussed GPGPU: 16, 32-bit FP.
- Integrated into Project 47, “PFLOP in a rack” for Q4 2017:
  - 20 * (Epyc 7601 + 4 * Instinct MI25).
  - 30 GFLOP/W.
Catapult: datacenter-level FPGA integration

- Microsoft has FPGA available in some of their large-scale cloud resources
- Alternative high-speed network presented as TCP/IP to OS
- Added portion of distributed search engine filtering into user space on FPGA

- 2x Faster at 2x higher load
- Much lower variance

99.9% software latency
99.9% FPGA latency

Normalized Load & Latency

Day 1 | Day 2 | Day 3 | Day 4 | Day 5
---|---|---|---|---
1.0 | 2.0 | 3.0 | 4.0 | 5.0

Average FPGA query load vs. average software load

Microsoft has FPGA available in some of their large-scale cloud resources

Alternative high-speed network presented as TCP/IP to OS

Added portion of distributed search engine filtering into user space on FPGA

99.9% software latency
99.9% FPGA latency

Normalized Load & Latency

Day 1 | Day 2 | Day 3 | Day 4 | Day 5
---|---|---|---|---
1.0 | 2.0 | 3.0 | 4.0 | 5.0

Average FPGA query load vs. average software load

99.9% software latency
99.9% FPGA latency

Normalized Load & Latency

Day 1 | Day 2 | Day 3 | Day 4 | Day 5
---|---|---|---|---
1.0 | 2.0 | 3.0 | 4.0 | 5.0

Average FPGA query load vs. average software load
**Google Tensor Processing Units (TPU)**

- Custom ASIC for Google’s TensorFlow framework
- First generation: 8-bit matrix multiply engine, clock speed 700MHz, 8 GiB of dual-channel 2133 MHz DDR3 SDRAM, 34GB/s of bandwidth
  - Up to 128K operations per cycle
  - **83X** better performance per watt ratio compared with contemporary CPUs and
  - a **29X** better ratio than contemporary GPUs.
- Second generation: both training and inference in a 180 TFLOP system board, complete with custom network to lash several together into “TPU pods” that can deliver Top 500-class supercomputing at up to 11.5 petaflops of peak performance.
Neuromorphic chips

- **IBM’s TrueNorth:**
  - 1 million neurons and 256 million synapses
  - 5.4 billion transistors, and an on-chip network of 4,096 neurosynaptic cores
  - 70mW during real-time operation
  - The Artificial Brain built by IBM now has 64 Million Neurons (using 64 of the chips), using 10 watts to power all 64
  - 10 Billion neurons by 2020

- **Intel’s Loihi**
  - Test chip, consists of 128 computing cores
  - Each core has 1,024 artificial neurons
    - a total of more than 130,000 neurons on chip, and
    - 130 million synaptic connections on chip
  - currently limited tests using FPGA for application like path planning
  - First test chip will be available in Nov 2017
  - Will be available to research groups in 2018

- **Qualcomm’s Zeroth**
  - Neural Processing Unit
  - Making deep learning available to mobile devices
    - 10nm Snapdragon 835 processor
Quantum computers

• **D-Wave**
  – Quantum annealing device
  – The world’s first commercial quantum-computer processor is smaller than a wristwatch and can evaluate more possibilities simultaneously than there are atoms in the visible universe.

• Google [http://www.quantumplayground.net/#/home](http://www.quantumplayground.net/#/home)
  – 22 qubit quantum processing unit (QPU) in its wiring mount, currently in test.
  – 50-qbit next target for early 2018

• IBM [https://quantumexperience.ng.bluemix.net/qx/community](https://quantumexperience.ng.bluemix.net/qx/community)
  – QX is a five qubit quantum processor and matching simulator
  – A 16 qubit processor was made available in May 2017

---

**Qubit**: a unit of quantum information, a two-state quantum-mechanical system, which allows the qubit to be in a superposition of both states.
Automata Processing

- Reconfigurable processing architecture that enables programmers to easily exploit massive parallelism.
- FNAL LDRD to investigate pattern recognition / waveform recognition (M. Wang, et al.)

- Currently only available via CAP.
- Previously Micron, spun off to Natural Intelligence.
Probabilistic and Approximate computing

- **Probabilistic** computing: less *accurate*.
- **Approximate** computing: less *precise*.
- Implications for fault tolerance / power consumption.
- Examples:
  - Intel PCMOS (went quiet).
  - Lyric Computing (went quiet).
  - Rice U / I-Slate (went quiet).
- Might see some low significance bit decay or truncation at lower power modes in future processors.

Accuracy vs. Precision

- **Accurate and precise**
- **Precise but not accurate**
- **Accurate but not precise**
- **Neither accurate nor precise**

Slide from *L. Monroe talk, 2015-12-10*
Memory and caching storage

- “Holy Grail:” non-volatile (NV), DRAM speeds & latencies, HDD+ capacities.
- DDR4-2666: V, 13.5ns latency, 60GiB/s, $5-$9/GiB. DDR5 coming soon. STT MRAM, “tweaks?”
- Intel 3D-Xpoint (Optane): NV, 9us latency, ~2GiB/s, $4/GiB.
- NRAM (carbon nanotubes, Nantero): NV, <50ns(?), ?? GiB/s, ??/GiB. Fujitsu to mass-produce in 2018, initially aimed at flash-style packages, capacity, density to increase rapidly. RAM to come.
- ReRAM (e.g. Crossbar): NV, 1T1R (low latency) vs 1TnR (higher density, latency).
  - SMIC presentation Thursday in Beijing!
"File" storage

- SSD (3D-NAND): NV, 20us latency, ~3.5GiB/s, $0.90/GiB. Likely to be eclipsed within 10y by NRAM / ReRAM.
- HDD: NV, 4ms latency, ~2GiB/s, $0.06/GiB for 12TB, HAMR -> capacity, throughput increases by factor 10-40 (?) over the next ten years. Possibly eclipsed by NRAM or ReRAM within 10y?
- Tape storage: NV, loooonnnnggg latency, 350MiB/s, $0.006/GiB for 15TB. Just announced 330TB, capacities, throughput to double every 2 years for the next 10.
Networking: current

• Ethernet is the reliable standby
  – Commodity high-throughput networking: $10K for 4 x 40 Gb/s ports, or 16 x 10 Gb/s ports
  – RoCEv2 latency as low as 1.3 microseconds
• InfiniBand is commodity
  – $13k for 36-port EDR 100 Gb/s IB, 7 Tb/s total throughput, 90 ns latency
• OmniPath was new in 2015
  – $8k for 24-port 100 Gb/s, 110 ns latency
• Wireless 5GHz (IEEE 802.11ac)
  – up to 1.3 Gb/s on 5 GHz band; 1 ms latency
  – My Mac laptop has one of these!
Networking: near future

  - 50 Gb/s serial links x 4
  - reduced power consumption w/r/t 100 Gb/s, using 10 lanes @10 GB/s
- InfiniBand: 50 Gb/s lanes in 2017
- 200 Gb/sec Omni-Path 2 was slated for ANL Aurora in 2018
  - this machine is being both re-imagined and delayed
- Intel: Moving the network (OmniPath) into the CPU
- Mellanox: Moving computing (CPUs) into the network
Networking: 10+ years out

- Ethernet
- InfiniBand
- Omnipath?
Bus technologies

- **https://www.nextplatform.com/2017/07/14/system-bottleneck-shifts-pci-express/**
  - PCIe4.0 in Power9, not Kaby Lake Xeon or Epyc.
  - PCIe5.0 spec not complete until 2019, at least a couple of years beyond that.
  - Server systems already hitting bus bottlenecks in some configurations – hence NVLink, etc.

- Anything else is blue-sky: **photonics, surface plasmons**?

- Moving toward system-on-a-chip (SOC) – on-die chipset, networking, main memory … ?

<table>
<thead>
<tr>
<th></th>
<th>RAW BIT RATE</th>
<th>LINK BW</th>
<th>BW/LANE/WAY</th>
<th>TOTAL BW X16</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCIe 1.x</td>
<td>2.5GT/s</td>
<td>2Gb/s</td>
<td>250MB/s</td>
<td>8GB/s</td>
</tr>
<tr>
<td>PCIe 2.x</td>
<td>5.0GT/s</td>
<td>4Gb/s</td>
<td>500MB/s</td>
<td>16GB/s</td>
</tr>
<tr>
<td>PCIe 3.x</td>
<td>8.0GT/s</td>
<td>8Gb/s</td>
<td>~1GB/s</td>
<td>~32GB/s</td>
</tr>
<tr>
<td>PCIe 4.0</td>
<td>16GT/s</td>
<td>16Gb/s</td>
<td>~2GB/s</td>
<td>~64GB/s</td>
</tr>
<tr>
<td>PCIe 5.0</td>
<td>32GT/s</td>
<td>32Gb/s</td>
<td>~4GB/s</td>
<td>~128GB/s</td>
</tr>
</tbody>
</table>
Conclusion

- Commodity now is different from commodity 10 or even 5 years ago.
- Moore’s Law demise is being addressed with innovative new uses of transistors (SIMD, SIMT, TPU, AP, neuromorphic, etc.) and entirely new ideas: QuXXX.
- Evolutionary advances in file storage, networking, bus.
- Possibility (likelihood?) of revolution in fast non-volatile memory -> new board architectures, SOC, etc.
- Integrated systems showing much promise for supercomputers: Aurora, Summit, AMD Project 47: “Commodity” supercomputing on the way?
- Will need to think very carefully about programming / algorithms to take advantage of all this innovation: Intel TBB, C++ standard, HPX, MPI, OpenACC, OpenMP, Numpy, Julia.