Please read these instructions before posting any event on Fermilab Indico

Indico will be unavailable for scheduled server patching on Wednesday, April 17; 7 a.m. to 7:30 a.m. Central Time .
Jul 22 – 28, 2018
Kellogg Hotel and Conference Center
EST timezone

An AVX512 Extention to OpenQCD

Jul 25, 2018, 4:50 PM
103 (Kellogg Hotel and Conference Center)


Kellogg Hotel and Conference Center

219 S Harrison Rd, East Lansing, MI 48824
Algorithms and Machines Algorithms and Machines


Dr Jarno Rantaharju (Swansea Academy of Advanced Computing)


We publish an extension of openQCD-1.6 with AVX512 vector instructions using Intel intrinsics. Recent Intel processors support extended instruction sets with operations on 512-bit wide vectors, increasing both the capacity for simultaneous floating point operations and of register memory. Optimal use of the new capabilities requires a reorganisation of data and floating point operations into these wider vector units. We report on the implementation and performance of the AVX512 OpenQCD extension on clusters using Intel Knights Landing and Xeon Scalable (Skylake) CPUs. In complete HMC trajectories with physically relevant parameters we observe a performance increase of 5% to 10%.

Primary author

Dr Jarno Rantaharju (Swansea Academy of Advanced Computing)

Presentation materials