Experience with FPGA HDK AMI and F1:

(all statements are subject to large systematic uncertainties)

Nhan

SDACCEL



SDACCEL MEMORY MODEL



WORKFLOW ON AWS

Write the host code and kernel code on a decently powered CPU (I'm using t2.2xlarge)

Then make the "kernel" file, upload it to some place for the f1 instance to read it and run from an f1

Setting up, see the slack post pinned to #f1-business for recipes for running:

https://github.com/Xilinx/SDAccel_Examples

WORKFLOW ON AWS

Write the host code and kernel code on a decently powered CPU (I'm using t2.2xlarge)



Compile the code: make check TARGETS=hw_emu DEVICES=\$AWS_PLATFORM all under the hood its using xocc (xilinx enabled open CL compiler?) targets = sw_emu | hw_emu | hw sw_emu ~ csim

hw_emu ~ csim + csynth

hw ~ make SDAccel firmware kernel (like bit file but for SDAccel platform)

KERNEL CODE (OPENCL)

memory declarations in openCL, I decided not to mess with this

> "__global" "__local"

Things that look like HLS pragmas

__attribute__((xcl_pipeline_loop))

```
kernel __attribute__((regd_work_group_size(1, 1, 1)))
38
    void mmult( __global int* in1, //Read-only input matrix1
39
                 __global int* in2, //Read-only input matrix2
                 __global int* out, //Output matrix
40
41
                 int dim
                                     //One dimension of the matrix
42
43
44
         //Local memory to store input matrices
45
         //Local memory is implemented as BRAM memory blocks
46
         //Complete partition done on dim 2 for in1, on dim 1 for in2 and on dim 2 for out
         __local int local_in1[MAX_SIZE] [MAX_SIZE] __attribute__((xcl_array_partition(complete, 2)));
47
48
         __local int local_in2[MAX_SIZE] [MAX_SIZE] __attribute__((xcl_array_partition(complete, 1)));
49
         __local int local_out[MAX_SIZE] [MAX_SIZE] __attribute__((xcl_array_partition(complete, 2)));
50
51
         //Burst reads on input matrices from DDR memory
52
         //Burst read for matrix local_in1 and local_in2
         read_in1: for(int iter = 0, i = 0, j = 0; iter < dim * dim; iter++, j++){</pre>
54
             if(j == dim){ j = 0; i++; }
             local_in1[i][j] = in1[iter];
         }
56
         read_in2: for(int iter = 0, i = 0, j = 0; iter < dim * dim; iter++, j++){</pre>
58
             if(j == dim){ j = 0; i++; }
59
             local_in2[i][j] = in2[iter];
         }
60
61
62
         //Based on the functionality the number of iterations
63
         //to be executed for "loop_3" must be "dim" size.
64
         //But for the pipeline to happen in the "loop_2" the
65
         //"loop_3" must be unrolled, to unroll the size cannot be dynamic.
66
         //It gives better throughput with usage of additional resources.
67
         loop_1: for(int i = 0; i < dim; i++){</pre>
68
             __attribute__((xcl_pipeline_loop))
69
             loop_2: for(int j = 0; j < dim; j++){</pre>
70
                 local_out[i][j] = 0;
71
                 __attribute__((opencl_unroll_hint))
72
                 loop_3: for(int k = 0; k < MAX_SIZE; k++){</pre>
                     local_out[i][j] += local_in1[i][k] * local_in2[k][ j];
74
                 }
            }
76
         }
77
78
         //Burst write from local_out to DDR memory
         write_out: for(int iter = 0, i = 0, j = 0; iter < dim * dim; iter++, j++){</pre>
79
             if(j == dim){ j = 0; i++; }
80
81
             out[iter] = local_out[i][j];
82
         }
83
```

KERNEL CODE (HLS)

Turns out there are actually some HLS examples in the Xilinix SDAccel repo

e.g.

https://github.com/Xilinx/SDAccel_Examples/tree/master/ getting_started/kernel_to_gmem/burst_rw_c

All the examples with *_c are HLS examples

KERNEL CODE

(HLS)

now instead, you define the ports to the global memory using HLS pragmas

35	//Includes
36	<pre>#include <stdio.h></stdio.h></pre>
37	<pre>#include <string.h></string.h></pre>
38	
39	//define internal buffer max size
40	#define BURSTBUFFERSIZE 256
41	
42	extern "C" {
43	<pre>void vadd(int *a, int size, int inc_value){</pre>
44	<pre>// Map pointer a to AXI4-master interface for global memory access</pre>
45	<pre>#pragma HLS INTERFACE m_axi port=a offset=slave bundle=gmem</pre>
46	<pre>// We also need to map a and return to a bundled axilite slave interface</pre>
47	<pre>#pragma HLS INTERFACE s_axilite port=a bundle=control</pre>
48	<pre>#pragma HLS INTERFACE s_axilite port=size bundle=control</pre>
49	<pre>#pragma HLS INTERFACE s_axilite port=inc_value bundle=control</pre>
50	<pre>#pragma HLS INTERFACE s_axilite port=return bundle=control</pre>
51	
52	<pre>int burstbuffer[BURSTBUFFERSIZE];</pre>
53	
54	<pre>//Per iteration of this loop perform BURSTBUFFERSIZE vector addition</pre>
55	<pre>for(int i=0; i < size; i+=BURSTBUFFERSIZE)</pre>
56	{
57	<pre>#pragma HLS LOOP_TRIPCOUNT min=1 max=64</pre>
58	<pre>int chunk_size = BURSTBUFFERSIZE;</pre>
59	//boundary checks
60	<pre>if ((i + BURSTBUFFERSIZE) > size)</pre>
61	chunk_size = size - i;
62	
63	//memcpy creates a burst access to memory
64	//multiple calls of memcpy cannot be pipelined and will be scheduled sequentially
65	//memcpy requires a local buffer to store the results of the memory transaction
66	<pre>memcpy(burstbuffer,&a[i],chunk_size * sizeof (int));</pre>
67	
68	//calculate and write results to global memory, the sequential write in a for loop

HOST CODE (OPENCL/HLS)

This is the same for openCL or HLS

Have to be careful with defining memory buffers

```
//OPENCL HOST CODE AREA START
52
        std::vector<cl::Device> devices = xcl::get_xil_devices();
53
54
        cl::Device device = devices[0];
55
        cl::Context context(device);
56
        cl::CommandQueue g(context, device, CL_QUEUE_PROFILING_ENABLE);
57
58
         std::string device name = device.getInfo<CL DEVICE NAME>();
59
        std::string binaryFile = xcl::find_binary_file(device_name,"vadd");
60
        cl::Program::Binaries bins = xcl::import_binary_file(binaryFile);
61
        devices.resize(1);
62
63
        cl::Program program(context, devices, bins);
        cl::Kernel kernel(program,"vadd");
64
65
        //Allocate Buffer in Global Memory
66
        std::vector<cl::Memory> bufferVec;
67
        cl::Buffer buffer_rw(context, CL_MEM_READ_WRITE | CL_MEM_USE_HOST_PTR,
68
                vector_size_bytes, source_inout.data());
69
        bufferVec.push back(buffer rw);
70
71
72
        //Copy input data to device global memory
73
        q.enqueueMigrateMemObjects(bufferVec,0/* 0 means from host*/);
74
        auto krnl_add = cl::KernelFunctor<cl::Buffer&, int, int>(kernel);
75
76
        //Launch the Kernel
77
        krnl_add(cl::EnqueueArgs(q,cl::NDRange(1,1,1), cl::NDRange(1,1,1)),
78
79
                 buffer_rw, size, inc_value);
80
81
        //Copy Result from Device Global Memory to Host Local Memory
82
        q.enqueueMigrateMemObjects(bufferVec,CL_MIGRATE_MEM_OBJECT_HOST);
83
        q.finish();
```

9

SDACCEL + HLS4ML

a first working example that combines with HLS4ML

https://github.com/nhanvtran/SDAccel_Examples/tree/first-try/getting_started/host/hls4ml_1layer_hls



REPORTING

Because it's built all on HLS, you get the usual report files

+ Latency (clock cycles): * Summary:								
	Latency min max		Interval min max		Pipeline Type			
	837	837	838	838	none			

== Utilization Estimates									
« Summary:									
Name	BRAM_18K	DSP48E	FF	LUT	URAM				
DSP	-	-	-	_	-				
Expression	i –i	-	0	122	-				
FIF0	i –i	-	-	-	-				
Instance	j 5	32	2080	2492	-				
Memory	j 0j	-	36	9	-				
Multiplexer	i –i	-	-	218	-				
Register	-	-	249	-	-				
Total	5	32	2365	2841	0				
Available	4320	6840	2364480	1182240	960				
Utilization (%)	~0	~0	~0	~0	0				

REPORTING

You also get this fancy HTML file that I don't know how to parse yet

OpenCL API Calls

API Name	Number Of Calls	Total Time (ms)	Minimum Time (ms)	Average Time (ms)	Maximum Time (ms)
clReleaseProgram	1	9328.34	9328.34	9328.34	9328.34
clFinish	1	671.56	671.56	671.56	671.56
clCreateProgramWithBinary	1	156.974	156.974	156.974	156.974
clEnqueueTask	1	0.940704	0.940704	0.940704	0.940704
clEnqueueMigrateMemObjects	2	0.869673	0.417139	0.434836	0.452534
clCreateBuffer	2	0.787005	0.357958	0.393502	0.429047
clCreateCommandQueue	1	0.018148	0.018148	0.018148	0.018148
clCreateKernel	1	0.011873	0.011873	0.011873	0.011873
clGetExtensionFunctionAddress	1	0.010683	0.010683	0.010683	0.010683
clReleaseMemObject	4	0.00809	0.000436	0.0020225	0.00523
clSetKernelArg	2	0.00738	0.00102	0.00369	0.00636
clCreateContext	1	0.006002	0.006002	0.006002	0.006002
clGetPlatformInfo	4	0.005348	0.000527	0.001337	0.002761
clGetDeviceIDs	2	0.004628	0.000443	0.002314	0.004185
clReleaseCommandQueue	1	0.003941	0.003941	0.003941	0.003941
clRetainMemObject	2	0.003597	0.000948	0.0017985	0.002649
clReleaseKernel	1	0.003498	0.003498	0.003498	0.003498
clRetainDevice	2	0.002399	0.000637	0.0011995	0.001762
clReleaseContext	1	0.002395	0.002395	0.002395	0.002395
clGetDeviceInfo	2	0.002116	0.00073	0.001058	0.001386
clReleaseDevice	2	0.001735	0.000319	0.0008675	0.001416

Kernel Execution (includes estimated device times)

Kernel	Number Of Enqueues	Total Time (ms)	Minimum Time (ms)	Average Time (ms)	Maximum Time (ms)
hls4ml_11ayer	1	0.006656	0.006656	0.006656	0.006656

Compute Unit Utilization (includes estimated device times)

Device	Compute Unit	Kernel	Global Work Size	Local Work Size	Number Of Calls	Total Time (ms)	Minimun
xilinx:aws-vu9p-f1:4ddr-xpr-2pr:4.0-0	hls4ml_1layer_1	hls4ml_11ayer	1:1:1	1:1:1	1	0.006648	0.006648

Data Transfer: Host and Global Memory

Context:Number of Devices	Transfer Type	Number Of Transfers	Transfer Rate (MB/s)	Average Bandwidth Utilization (%)	Average Size (KB)	Tota
context0:1	READ	1	N/A	N/A	0.004	N/A
context0:1	WRITE	1	N/A	N/A	0.04	N/A

WHAT'S NEXT?

Actually run the full chain — have to create the kernel, upload to S3 disk and then read and perform inference on the actual F1 instance

Understanding IO (Phil ++)

There are lots of schemes (and examples) for how to control the IO in the SDAccel examples repo. Need to understand how to efficiently read the data into the FPGA — stream, burst, etc...

Dataflow

Given an IO scheme, how do we control the data flow through the chip? All streaming/ serial? Try a pipelined setup (once data on/off-loaded)?

Build an extension of HLS4ML which makes an HLS-based SDAccel project instead of a bare HLS project?

Benchmark a more beefy network implementation against a normal CPU and GPU?

What else am I missing?