
Machine learning in FPGAs

Javier Duarte, Burt Holzmann, Sergo Jindariani, Benjamin Kreis, Kevin Pedro, Ryan Rivera, Nhan Tran **Fermilab**

+ collaborators from UIC, MIT, CERN and industry

LATENCY LANDSCAPE




HLT 1 ms DAQ Trigger

Machine learning is being used to solve a wide array of problems across a large range of latency constraints

Assumptions most algorithms can be formulated as machine learning problems new specialized hardware will be optimized for machine learning

2


Offline



Offline Offline



FIRST COMPLETE, GENERAL TRIGGER STUDY



particle physics


^a Fermi National Accelerator Laboratory, Batavia, IL 60510, USA ^bMassachusetts Institute of Technology, Cambridge, MA 02139, USA ^cHawkEye360, Herndon, VA 20170, USA ^dCERN, CH-1211 Geneva 23, Switzerland ^eUniversity of Illinois at Chicago, Chicago, IL 60607, USA

https://hls-fpga-machine-learning.github.io/hls4ml/

CO-PROCESSORS

LARGE SPEED/ENERGY GAINS **OVER CPU/GPU!**





Xilinx/AWS/Huawei

Efficiently interface between CMSSW and accelerator hardware? Some pilot projects in progress with: Microsoft Azure + MSR, Amazon Web Services Exploring connections through CERN OpenLab with: Intel Academia?

These systems will only improve (higher throughput, more DSPs/memory)

Goals, benchmark performance of co-processor hardware against other computing architectures (CPU, GPU, etc.)

SEE MACHINE LEARNING FORUM TALK, ANDREW PUTNAM (MICROSOFT RESEARCH), MAY 14 @ 1PM





