



Managed by Fermi Research Alliance, LLC for the U.S. Department of Energy Office of Science

Fermilab LLRF Systems Architecture and Overview

B. Chase/P. Varghese
Fermilab LLRF Systems
17 April 2017

LLRF System Architecture


EPICS

CA Client

CA Server

IOC

Drivers




- AcNET Interface – requestor
- Front-end software - director
 - User interface
 - Scenario execution
- Shared Libraries – workers
 - Software – logger, event, cog,...
 - Hardware – link, VXI-UCD, VXI
- DSP Software – serfs
 - Patterns
- VXI Module Hardware
 - 40 MHz AD-SHARC™ DSP
 - ADCs, DACs, NCOs, Link ports

Front-End Software

- The “application program” or *.exe file (VxWorks)
 - Provides set of services or tools to end-user.
 - Coordinator of tasks within front-end by combining services provided by different modules.
 - Responds to IRQs, TRIGs or external requests for data.
 - Error detection, logging and recovery.
- Basic Control System Interface – devices (PV)
- Advanced Control Interface – I6/R6
 - Scenarios - UseManager, Multi-timer

VXI Module Software



- DSP Software Patterns
 - Vector Interrupts
 - Link Port Communication
 - Scheduler
 - Fast Time Plot Variables (PV)
- Object Based Methodology
 - Construction
 - Configuration
 - Information

Software Modules

- AN (Channel Access Server)
 - Acnet interface, callback mechanism
- Event
 - Observer pattern or Publish-Subscribe model
- Logger
 - Message queue used to log error messages
 - Different message levels, information content
- Cog
 - manages cogging beam to specific RF buckets
 - Details of cogging hidden, interface clear

DSP Software

- Multiple processing rates
 - 100 kHz, 16.6 kHz, 720 Hz
- Common software patterns
 - Scheduler – schedules work tasks
 - Vector Interrupts – slot 0 to DSP interface
 - FTP Variables – accelerator data variables
 - Link port communication - high speed data transfer between multiple modules.

MILLRF Front End Software

- Construction and Configuration
- I6 PA Interface
 - Use case scenarios
 - Multi-timer and UseManager
- Middleware
 - Gather resources to accomplish tasks, i.e. feedback state changes, machine transfers
 - Use interface of lower level libraries
- Parameter Page Devices
 - Readings/Settings
 - FTP Variables


I6 Primary Application

I6 VXI LLRF		Novice Mode		(most restrictive)		13-APR-18 15:51:26 *Pgm_Tools*							
SEQUENCE TABLE VIEWER		CURVES		ARRAYS		required data							
Sequence Table View													
HrdwID: [MILLRF] *Send To Hardware *Refresh *Save To Database MI State: [9 RB slipstack to 120 GeV #2A] 1 Current state: 9													
ROW	TYPE	SIGNAL	MESSAGE	DATUM1	DATUM2	DATUM3	DATUM4						
0	Event	AnyReset											
1	Continue		EnergyArmATC	0	3047800								
2	Continue		SetPhiIsFrontEndWritten	.46	.22								
3	Continue		SetPposGain	0 db									
4	Continue		ZfrAlignToRecycler	.95	-.84	-.120							
5	Continue		V588_Feedback	ON	.10	.10							
6	Continue		EnergyArmJumpToFeet	62800000	.700								
7	Delay	0.0300000012	V588Apg(t)Curve	A11 On		.0002	Enable						
8	Continue		V588_Feedback	ON	.10	.10							
9	Event	RRPInject											
10	Delay	0.0499959998	EnergyGrpfb	-.8	-.8000	.08	All DSR						
11	Delay	0.224999940	EnergyGrpfb	-.8	-.8000	.1	All DSR						
12	Delay	0.2480000048	EnergyGrpfb	-.8	-.8000	.04	All DSR						
13	Delay	0.6250000000	EnergyGrpfb	-.2	-.2000	.1	All DSR						
14	Delay	0.64166659951	OdotFbOn			0	120Gev LPF						
15	Delay	0.65166669969	EnergyRampToFeet	63103480	.022								
16	Event	EndCycle											
17													
18													
19													
20													
21													
22													
23													
24													
25													
26													
27													
28													
29													

Messages


```
SEQUENCE : Receiving User Locks
SEQUENCE : Requesting User Locks
SEQUENCE : Releasing User Locks failed | LOCK_INVARB
LLRF: initialized on CNS->i2?
PDM: Signal help disabled
PDM: Message help disabled
PDM: Bubble help enabled
```

MILLRF LLRF VXI Crate




Booster, Recycler and Main Injector

Fermilab Accelerator Complex




Recycler/Main Injector LLRF Systems




Recycler/Main Injector LLRF Systems




Main Injector Feedback Loops




LEL LLRF System




LEL LLRF Station



MFC FPGA/DSP Board




FAST LLRF System



FAST LLRF Station




PIP-II IT LLRF System



PIP-II IT LLRF Racks



SOC MFC Overview



ARRIA10 SOC MFC Overview

