



#### **Mu2e-II DAQ Thoughts**

29-Aug-2018 Trigger & DAQ Working Session Mu2e-II Workshop Ryan Rivera – Mu2e TDAQ L2



#### Introduction

- What are the requirements for the Mu2e-II DAQ?
- Mu2e-II will have more beam on target and higher granularity detectors.
- Assumptions:
  - Power and cooling limitations are solved by money
  - Installation around 2030
  - Control and Synchronization of the detector will work itself out, this talk focuses on Trigger and Data Paths
- This talk introduces as many DAQ thoughts as I could come up with in a few days, hopefully our discussion will help make the thoughts coherent.
  - All corrections welcome!

### Implications (1 of 2)

- ~2x more detector channels, and ~5x more pulses on target, for ~10x higher data rate.
  - Current expected Mu2e-I data rate from front-ends is 38GBps
- More detector channels and more background implies bigger event sizes (maybe ~3x?)
  - Mu2e-I expected event size is 200kB

### Implications (2 of 2)

- Reduced OFF Spill periods (to no OFF Spill time?) implies less advantage to large front-end buffers for streaming data
  - In Mu2e-I, have second of downtime to play catchup
  - In Mu2e-II, steady event rate (could buffer just to handle event to event variation, not large accelerator time structures)
- No large front-end buffers at CRV would imply need for lowlatency trigger decision for CRV.
  - Low latency trigger decision implies an FPGA trigger layer.
- Compare scenario cost:
  - 1. Large CRV buffers and software trigger
  - 2. Small CRV buffers and hardware trigger

### **Streaming vs Triggered**

- Important upfront decision as to which detector subsystems are triggered.
- Same as Mu2e-I?
  - Stream all Tracker and Calorimeter data
  - Software Trigger for CRV based on Tracker and Calorimeter
- Alternatives?
  - Stream Calorimeter Data
  - Hardware Trigger for Tracker and CRV based on Calorimeter
  - High-level Software Trigger for storage decision

#### **Radiation Implications**

- Radiation levels at the detector will be higher than Mu2e-I

   Calorimeter level of CMS phase-II?
- For Mu2e-I, using the VTRx was a primary constraint
   We had to change the DAQ topology as a result
- Mu2e-II likely will not want to design their own rad-hard links, so we will be at the mercy of CMS/Atlas (again)
  - This should be worked out as soon as possible.

### **Generic Data Readout Topology**

Front-ends



Data Concentrator Layer Event Builder Layer Storage Decision Layer

#### Mu2e

7

Mu2e-II TDAQ & Trigger - DAQ Thoughts - Ryan A. Rivera

### **Generic Data Readout Topology**

#### Data Concentrator Layer

 Aggregate small front-end fragments into larger chunks for efficient event building

#### Event Builder Layer

- Data is switched from Concentrator Layer to Event Builder Layer such that full events arrive at Event Builder Layer and are buffered.
  - Preprocessing or filtering could occur

#### Storage Decision Layer

 Available decision nodes make high level storage decision on full events retrieved from Event Builder Layer buffer.

### **Generic Data Readout Applied to Mu2e-I**



Mu2e-II TDAQ & Trigger - DAQ Thoughts - Ryan A. Rivera

9

## **CMS** Event Builder



Data Concentrator Layer

**Event Builder** Layer

> Storage Decision Layer

### Notes from CMS Run II Data Path

- Triggered CMS data rate of 700 x 4kB x 100kHz = 280 GBps
- Mu2e-II data rate of 38GBps x 10 = same!
  - Just wait by CERN garbage can?
- CMS slides say chose InfiniBand event building switch for cost and reliability
- Readout Unit of Concentration Layer is a PC seems like an FPGA would be more efficient here.
- High Level Trigger reduces from 100kHz to 1kHz
  - 16K cores. For comparison, Mu2e-I plans to use 800 cores.

## CMS Run II PCs (1 of 2)

Readout Unit (RU)

- Dell PowerEdge R620
- Dual 8 core Xeon CPU E5-2670 0 @ 2.60GHz
- □ 32 GB of memory

Builder Unit (BU)

- Dell PowerEdge R720
- Dual 8 core Xeon CPU E5-2670 0 @ 2.60GHz
- 32+256GB of memory
   (240 GB for Ramdisk on CPU 1)
- □ 3.7 TB output disk (raid 1)



Remi Mommsen - CMS DAQ @ Computing Techniques Seminar - Oct 13, 2015

## CMS Run II PCs (2 of 2)

# High-Level Trigger Farm

May 2011 72x		ay 2012	2015 90x	
	2011 extension of DAQ 1 Dell Power Edge c6100	2012 extension of DAQ 1 Dell Power Edge c6220	HLT PC 2015 Megware S2600KP	
Form factor	4 motherboards in 2U box	4 motherboards in 2U box	4 motherboards in 2U box	
CPUs per mother-board	2x 6-core Intel Xeon 5650 <b>Westmere</b> , 2.66 GHz, hyper-threading, 24 GB RAM	2x 8-core Intel Xeon E5-2670 <b>Sandy Bridge</b> , 2.6 GHz, hyper threading, 32 GB RAM	2x 12-core Intel Xeon E5-2680v3 <b>Haswell</b> , 2.6 GHz, hyper threading, 64 GB RAM	
#boxes	72 (=288 motherboards)	64 (=256 motherboards)	90 (=360 motherboards)	
#cores	3456	4096	8640	

### **Generic Trigger Path Topology**



#### Mu2e-II TDAQ & Trigger - DAQ Thoughts - Ryan A. Rivera

### **Generic Trigger Path Applied to Mu2e-I**

Front-ends



#### 15 Mu2e-II TDAQ & Trigger - DAQ Thoughts - Ryan A. Rivera

### **CMS Run-II Trigger Path Notes**

- Trigger input data rate is much higher (1000x?) than Mu2e-II potential trigger input data rate
  - Level-1 Trigger reduces event rate from 1GHz to 100 kHz with ~3 microseconds of fixed latency (pipelined)
  - Several FPGA trigger layers:
    - FPGA Layer to generate trigger primitives (my guess: ~20-100 boards, small to medium FPGAs < \$10K each)</li>
    - Local Trigger FPGA layer for subset of detector trigger decision accept (my guess: ~1-10 boards with large FPGAs > \$10K each)
    - Global Trigger FPGA layer that takes trigger primitive objects as input and generates Level-1 accept (my guess: ~1 board with large FPGA > \$10K each)

#### Where are the FPGAs for Mu2e-II?

- At the detector front-ends, need rad-hard ASICS (Maybe already too late to design a new one) or FPGAs.
- Low-Latency trigger
- Data concentration
- Event building
  - Can do custom application specific switching behavior
- High Level Trigger preprocessor/co-processor?
  - Other co-processors? GPUs?

#### **FPGA Landscape**

- Altera/Intel Stratix 10
  - Up to 10 TFLOPS of single-precision floating-point DSP performance.
  - Up to 70% lower power than prior-generation high-end FPGAs
  - Up to 80 GFLOPS/Watt of single-precision floating point power efficiency.
  - Up to 144 full duplex transceivers in a single package.
  - Over 2.5 Tbps bandwidth for serial memory with support for Hybrid Memory Cube.
  - Over 2.3 Tbps bandwidth for parallel memory interfaces with support for DDR4 at 2,666 Mbps.
  - HLS C++ to RTL

#### **FPGA Landscape**

- Xilinx Virtex UltraSCALE+
  - Up to 128 33G transceivers deliver 8.4 Tb of serial bandwidth
  - 460GB/s HBM bandwidth, and 2,666 Mb/s DDR4 in a midspeed grade
  - Up to 60% lower power vs. 7 series FPGAs
  - <u>HLS C++ to RTL</u>

### **FPGA** scaling

Example: Xilinx Virtex 7 (28 nm), Ultrascale (20 nm), Ultrascale + (16 nm)



### **FPGA** scaling

Mu2e-I DTC ──→	KINTEX.7	KINTEX. UltraSCALE	VIRTEX."	VIRTEX.
Logic Cells (LC)	478	1,161	1,995	4,407
Block RAM (BRAM) (Mbits)	34	76	68	132
DSP-48	1,920	5,520	3,600	2,880
Peak DSP Performance (GMACs)	2,845	8,180	5,335	4,268
Transceiver Count	32	64	96	104
Peak Transceiver Line Rate (Gb/s)	12.5	16.3	28.05	30.5
Peak Transceiver Bandwidth (Gb/s)	800	2,086	2,784	5,886
PCI Express Blocks	1	6	4	6
Memory Interface Performance (Mb/s	) 1,866	2,400	1,866	2,400
I/O Pins	500	832	1,200	1,456

### **FPGA Trend to HLS**

- High Level Synthesis is now good enough to rival manual VHDL or Verilog algorithm development.
- Allows physicists to easily understand and develop low and fixed latency FPGA algorithms.
  - Makes emulation easy for offline.
- Debug and verify in a software environment (often 10x faster iterations than firmware simulation tools).
- CMS is heavily investing in HLS approach to FPGA algorithm development.
  - There is a <u>hls4ml</u> collaboration developing machine learning (neural network) tools using HLS.

```
49
       //sum up presamples
50
        pedsum type pedsum = 0;
51
        for (int i = 0; i < NUM PRESAMPLES; i++){</pre>
52
            pedsum += adc[i]:
                                                                HLS Code
53
        }
54
       //find average
55
        adc type pedestal = pedsum / NUM PRESAMPLES;
56
        adc type peak = 0;
57
       for (int i = START SAMPLES; i < NUM SAMPLES; i++){</pre>
            if (adc[i] > peak){
58
59
                peak = adc[i];
60
            }
61
            else{
62
                break;
63
            }
64
        }
65
66
        adc type energy = peak - pedestal;
67
        adc type energy max adjusted = ((((energy max LSHIFT8 * gain RSHIFT15) >> 9) *
68
                                             inverse ionization energy LSHIFT26) >> 10);
       adc_type energy_min_adjusted = ((((energy_min_LSHIFT8 * gain_RSHIFT15) >> 9) *
69
70
                                             inverse ionization energy LSHIFT26) >> 10);
71
        if (energy > energy max adjusted || energy < energy min adjusted){</pre>
72
            failed energy = 1;//failed
73
        }
        return ((failed energy<<1) | failed time);</pre>
74
```

### **FPGA Algorithm Development**

- It's important to realize that FPGA development can take place now – hardware is not needed!
  - Starting now would help decide how many resources are needed, what size FPGA is in the ballpark, and could inform DAQ topology choices.
- Could consider associative memories for pattern matching.
- Could inform custom trigger board design or commercial board selection.

#### **Decision Process**

- 1. Which subsystems are streaming?
  - a) What are the constraints imposed by rad-hard links?
- 2. Is it possible to have a low-latency Level-1 trigger with rejection power?
  - Lock an HLS developer and a firmware-system developer in a room for six months and tell them to understand the specs of a hardware trigger layer (what type of FPGA, how much memory) that would do the job.
  - A hardware trigger layer may save money
    - downstream due to data reduction.
    - upstream due to reduced buffer size.
- 3. How much processing is needed for High Level Trigger?

#### **Example Solution for 10x**

- Keep same topology
- Assume gain of 2x in technology
- Buy 5x more hardware and software resources
  - Multi-stage event building switch

#### **Backup Slides**

#### Mu2e 27 Mu2e-II TDAQ & Trigger - DAQ Thoughts - Ryan A. Rivera

#### HLS Code 70 flag mask type filter( //returns flag of if it passed the cut //tracker packet data inputs 8 tdc type tdc0, tdc type tdc1, 9 10 tot type tot0, tot type tot1, 11 adc type adc[NUM SAMPLES], 12 13 calib constant type clockstart, 14 calib constant type panelTDCoffset, calib constant type hvoffset, 15 calib constant type caloffset, 16 calib constant type energy max LSHIFT8, 17 calib constant type energy min LSHIFT8, 18 calib constant type gain RSHIFT15, 19 calib constant type inverse ionization energy LSHIFT26 #ifndef DE DX HLS 20 #define DE DX HLS 2 21 { 3 22 #pragma HLS PIPELINE II=2 #include "ap int.h" 4 23 #pragma HLS INTERFACE ap ctrl hs port=return 5 24 #pragma HLS ARRAY PARTITION variable=adc complete dim=1 #define NUM PRESAMPLES 4 6 7 #define NUM PRESAMPLES LOG2 2 #define START SAMPLES 4 //0 indexed #define NUM SAMPLES 15 9 10 #define NUM SAMPLES LOG2 4 11 12 typedef ap uint<16> tdc type; typedef ap uint<8> tot type; 13 14 typedef ap uint<12> adc type; 15 typedef ap uint<12 + NUM PRESAMPLES LOG2> pedsum type; 16 typedef ap uint<16> calib constant type; 17 typedef ap uint<8> flag mask type; 18 19 //[500,2000]ns / tdcLSB (here it's .03125) 20 #define LOWER TDC 16000 21 #define UPPER TDC 64000