

# Status of front end electronics

---

Cayetano Santos - On behalf of the IN2P3 group

15 October 2018

APC - Astroparticule et Cosmologie

## Firmware upgrade

When mezzanine present, JTAG chain is lost ... PROBLEM

When mezzanine present, FINE uCLinux is lost ... CORRECTED

To upgrade firmware with mezzanine it is necessary to flash the eprom ... SLOW

## Simulation

ModelSIM VHDL simulator not available (free version very slow) ...

... use of alternative VHDL simulator, GHDL: gcc technology, much faster ... OK

## P0 / P1

Sync of several boards goes through back plane

P1 taken by clock distribution

P0 only available to the FINE

Opt. 1: slow control through FINE and Stratix IV, how ? data readout using 10 Gbe

Opt. 2: slow control and data readout using 10 Gbe

## Electrical test OK

All reference voltage levels (2.5 V. Vadj, 3.3 V., etc.) ... OK

## IO spare signals OK

Reference 1.2 V. and - 0.4 V. levels ... OK

Comparators and level shifters ... OK

## All S4AM/FMC interface signals OK

Full pinout validated - No surprises there ... OK

Issue with 100 Ohms adaptation seems solved - measured, and confirmed by Bittware ... OK

## Firmware: CatiROC controller IP

Validated by experience with few different hardware (slow control, data capture, etc.) ... OK

Online under GPL3 at <http://bit.ly/2JPJFOa>

## Firmware: ADC

IPNL example template project running - all setup checked ... OK

## ADC

Under adaptation from 8x8 ADCs to 1x16 ADC (same component) - Use of generics

Currently under simulation - Next to run in hardware

16 ch. / 64 ch. mode -> 16 ch. only mode, in parallel with software

## CatiROC

Adapt existing IP as a peripheral to NIOS II architecture


## Basic functionality

All functionality requested by CIEMAT collaborators (triggering, coincidence, etc.)

## 10 Gbps

Make it work at 1 Gps -> Make it work at 10 Gbps ... 10 Gbps Infrastructure ?

# Hardware: still to do. Debug and fine tune FMC





Saturation at high amplitude.

Need to tune hardware with diff. probe: fix low pass filter bandwidth, understand saturation, etc.

*All plots from A. Verdugo (CIEMAT)*

## SPE like (5ns) pulse response



Wrong LPF cutoff frequency.



## LabView Porting

Conversion from LV to C/Python + Web GUI ... OK

Compliant with IPNL template ... OK

Decoding data on disk and displaying it ... OK

Decoding of CatiROC config file into binary data (using matlab code) ... OK

## Next

- Adapting to 1 ADC / 16 channels data format
- Validating with new firmware / decoding and displaying
- Readout of CatiROC binary data and compare
- Slow control for ancillary functionality
- Multi card mode

## Acq

- Decouple acq and slow control
- Merge acq into main DAQ
- 1 Gbps / 10 Gbps modes



A lot still to do

Firmware still under development

DAQ support by IPNL / Slow Control at APC-LAPP

CatiROC Proved, tested and characterized on different projects

uTCA Standard rather time demanding: too many tricks to know ...

Existing example code running + proved firmware IP ...

... but reduced manpower

33 % one engineer time dedicated to this project ...

... 66 % one engineer time dedicated to this project since september

+ Jaime Dawson taking care of software since September