

---

# **Towards 2-4 K Monolithic Quantum Processors with Control and Readout Electronics in Production**

## **22nm FDSOI CMOS Technology**

S. Bonen, U. Alakusu, M. Gong, M.S. Dadash, Y. Duan, L. Wu, and  
Sorin P. Voinigescu

---

FermiLab, June 19, 2019

# Outline

---

- **Proposed monolithic approach**
  - Cryogenic characterization of 22nm FDSOI CMOS Technology
  - Impact of process variation
  - Scaling to higher temperature
  - Conclusions
-

# Our approach and goals

---


- ***Foundry FDSOI*** CMOS-based QD qubits
  - **SiGe p-MOSFET** with channel/S-D heterojunction for hole spin qubit
- Investigate same and new spin control and readout techniques as SC qubits
- ***mm-wave AMS circuits*** for spin manipulation and readout ***on the same die with the qubits***
- **2-4 K** operation now, **(maybe) 77 K** in 15 years

# Low power monolithic quantum processor

- External low phase noise mm-wave signal
- Broadband mm-wave (FDM) signal distribution
  - 60-100 GHz for 4-6 K operation
  - 140-220 GHz for 8-12 K operation
- n-MOS switch pulse modulators >40dB isolation
- Current or dispersive readout < 5 mW per qubit
- $50\Omega$  chip inputs and outputs
- SRAM to store the pulse sequences

## Example:




- 200 qubits with individual readout: 1 W
- mm-wave ESR signal distribution: 200 mW
- Switches do not consume power



[S.Bonen et al. EDL 2018]


$$\theta = 2\pi f_R \tau \propto V_{mmw} \tau$$

# Electron- and hole-spin DQD concept in FDSOI




- Double-dot qubit (C-NOT) = 2-gate MOSFET cascode
- Quantum dot (QD) under each top gate
- Individual gate control of each QD
- Potential barrier between dots
- Back gate for entanglement control (**needs special mask**)
- mm-wave E-field applied on gate and z-axis dc magnetic field


# The SiGe p-MOSFET is the SiGe hole-spin qubit





- $L = 18 \text{ nm}; W = 70 \text{ nm}$
- S/channel heterojunction:  $\Delta E_v = 35\text{-}40 \text{ meV}$
- $t_{\text{oxe}} = 1 \text{ nm} \Rightarrow \text{larger EDSR, } f_R$



# Spin readout approaches need ultra low noise amp.



L. Hulin  
IMS 2019



- Spin blockade filter with TIA current readout: destructive, good for Rabi frequency characterization
- Capacitive charge sensor with SET and TIA current readout
- mm-wave off-resonance reflection with (SET) resonator, coupler and mm-wave tuned LNA: large area, Q?

# Comparison to other qubit families

---


- $>20x f_L, f_R$  compared to SC qubits:
  - $> 20^2x$  smaller readout resonators,  $> 20x$  higher operation temp.
- Larger  $\mathbf{g}, f_R$  than vertically stacked SiGe/Si/SiGe FinFET qubit
- Backgate control for circuit  $V_T$  adjustment at low temperature
- Potential selective fast backgate for CNOT gate
- All spin control/readout schemes from SC qubits can be used

# Outline


---

- Proposed monolithic approach
  - **Cryogenic characterization of 22nm FDSOI CMOS Technology**
  - Impact of process variation
  - Scaling to higher temperature
  - Conclusions
-

# Measurement set-up at 2 K





Bonen, Voinigescu




Monolithic QPs in 22nm FDSOI


# “Classical” MOSFET behaviour in saturation




# Peak $f_T$ , $f_{MAX}$ current densities invariant with temp.





[M. Gong et al. RFIC 2019]



# Quantum behavior at low $V_{DS}$ and 2 K





# Energy level spacing tuneable from backgate



$\Delta V_{GS}$  increases (doubles) at  $\pm 2V$  back gate voltage as  $C_{gs}$  decreases


# Monolithic integration of qubits and readout TIA



## Challenges:


- Large gain, low power
- Bandwidth, noise
- Drive  $50 \Omega$  off chip with minimum size  $1 \times 18\text{nm} \times 70\text{nm}$  MOSFET
- Design kit models valid at 2-4 K

# $R_{\text{poly}}$ does not change over temperature




[M. Gong et al. RFIC 2019]

# MoM Cap does not change but Q improves at 3 K




[M. Gong et al. RFIC 2019]




# TIA and n-qubit+readout circuit vs. temperature

TIA





[S.Bonen et al. EDL 2018]





# Specification and optimal TIA design for readout


- Amplify  $1\text{pA}...1\text{nA}$  to  $10\text{ mV}$   
 $\Rightarrow Z_{21} > 110 \text{ dB}\Omega$
- Lowest possible noise
- $\text{BW} > f_L /20$  ( $f_L = 60\text{-}160\text{ GHz}$ )
- $Z_{\text{out}} = 50\ \Omega$
- $P_{\text{DC}} < 5\ \text{mW}$




# 10 coupled double QD qubits with TIA readout



Improved gain and bandwidth  
[M. Gong et al. RFIC 2019]




# Meas. output spectra of 1x p-DQD+TIA at 300K



- Output spectrum measured with variable-amplitude sinusoidal signals applied to the gate of the DQD.
- At -110dBm output power, the 4GHz sinusoidal signal is clearly visible above the noise floor. Based on the 251 k $\Omega$  TIA gain, this corresponds to 3pA<sub>rms</sub> current at the input of the TIA.

# Simulated noise contributions of TIA devices



Optimal TIA MOSFET size for minimum noise depends on temp

Thermal noise 5 times smaller at 12 K

# Outline

---

- Proposed monolithic approach
  - Cryogenic characterization of 22nm FDSOI CMOS Technology
  - **Impact of process variation**
  - Scaling to higher temperature
  - Conclusions
-

# Impact of process variation

- $\Delta W, \Delta L, \Delta t_{Si(Ge)} \Rightarrow E_1 - E_0, f_R$
- Gate oxide spacer and source/drain-to-channel potential barrier  $\Rightarrow E_1 - E_0$
- Surface roughness  $\Rightarrow E_1 - E_0$
- DC external magnetic field value (feedback loop)  
 $\Rightarrow E_m, f_{\text{Larmor}}$
- $\Delta t_{ox}, \Delta W, \Delta L, \Delta t_{Si(Ge)} \Rightarrow V_T, f_R$  variation
- $g?, f_{\text{Larmor}}, f_R$

Some of them may be adjustable/corrected from back gate

[M. Vinet et al., IEDM 2018]






Fig. 3: Rabi frequency in rough hole qubit as a function of gate length. Each cross is a different realization of a Gaussian surface roughness profile with  $\text{rms} = 0.4 \text{ nm}$ . The red dot and bar are mean and standard deviation.


# Impact of process variation: $L_G=20\text{nm}$ vs. $28\text{nm}$



# Impact of process variation: 22nm FDSOI



# Process variation: die to die and different $N_f$




# Outline

---

- Proposed monolithic approach
  - Cryogenic characterization of 22nm FDSOI CMOS Technology
  - Impact of process variation
  - **Scaling to higher temperature**
  - Conclusions
-

# 18nmx70nm p-MOSFET vs Temperature



Resonant tunnelling current peaks widen over  $V_{GS}$  and decrease in  $|I_{DS}|$  height as temperature increases

More thermionic emission over both barriers of the QD as temperature increases

# Qubit operation temperature scaling

---

- $f_L, T$  increase  $\sim L^{-2}, W^{-2}$  (very favourable scaling law)
- $f_L, T$  increase linearly with dc magnetic field  $B_{dc}$ 
  - $B_{dc}=2.9T \Rightarrow \Delta E_m=0.33\text{meV}, f_L=80.4 \text{ GHz}, T=4 \text{ K, 22-nm FDSOI}$
  - $B_{dc}=8.6T \Rightarrow \Delta E_m=1\text{meV}, f_L=241.2 \text{ GHz}, T=12 \text{ K, 12-nm feature?}$
  - $B_{dc}=17.3T \Rightarrow \Delta E_m=2\text{meV}, f_L=582.4 \text{ GHz}, T=24 \text{ K, SiGe BiCMOS?}$
- Magnetic field and double-dot coupling energy limit  $T, f_L$ 
  - Higher gyromagnetic factor helps  $\Rightarrow$  hole spin in SiGe channel

# Challenges

---



- Qubit fidelity << transistor fidelity => **Tradeoff: T vs. fidelity**
- Spin readout, qubit-to-qubit isolation
- Gyromagnetic-factor engineering for high-temp scaling
- $W_f \leq 50$  nm (limits operation temperature today)
- CNOT Gate (or other 2 qubit logic gate)
  - (Minor) process/mask changes still needed
- Entanglement across multiple qubits

# Conclusions

---

- **Monolithic integration** of CMOS spin control/readout circuits and qubits
- **SiGe hole-spin qubit** in p-MOSFET channel
- **> 60GHz** spin-manipulation/readout low-noise, AMS circuits needed
- At 2-4 K, minimum-size 22nm FDSOI MOSFET can be used as qubit in the subthreshold and as “classical” transistor in saturation
- 100-qubit processor < 2 W, probable now at 2-4 K in 22-nm FDSOI
- Future scaling to 10nm qubit gate length and 15nm width => 77 K operation?

# In a nut shell: The Trinity



# Acknowledgments

---

- Prof. P. Asbeck, UC San Diego
- Dr. A. Muller, Dr. M. Iordanescu, Dr. G. Adam, Dr. D. Daughton, N. Messaoudi  
Prof. R. Mansour, Dr. D. Harame, Dr. Nigel Cave
- NSERC for funding
- GlobalFoundries for technology access and chip donations
- IMT Bucharest, Lakeshore, Keysight, and U Waterloo for cryo measurements
- Integrand for EMX software
- CMC and Jaro Pristupa for CAD tools and support




# Multi site measurements

---

- IMT Bucharest: November 2017 to present
  - Custom-built cryostat DC-67 GHz, 6 K – 300 K
  - DC and non-calibrated GSG 2-port S-params w/o B-field: TIA, transistors, quantum dots, passives
- University of Waterloo, Ontario, Canada: March 2018
  - Lakeshore CPX 3.3 K commercial system
  - DC and calibrated GSG 2-port S-params: Transistors, passives
- Lake Shore Cryotronics, Westerville, Ohio, USA: June 2018)
  - Lakeshore CPX 2K commercial system
  - DC and calibrated GSG 2-port S-params: Single and double QDs, TIA


# 3 and 5 coupled QD hole-spin qubits

3 series  
QDs



5 gates = 5 serially coupled qubits  
Analogy with charge coupled devices and series stacked cascodes

# 10 coupled double QD qubits in parallel





■ Active ■ Top Gate ■ Via to M1 ■ Back Gate ■ Metal1 ■ N/P Dope ■ Salicide Block

Improves matching

Qubits spins manipulated in parallel => 10 electron/hole spins majority gate

Equivalent to redundant qubits for measurement readout error correction?


# Quantum effects stronger in p-MOSFET



$\text{Si}_{0.7}\text{Ge}_{0.3}/\text{Si}_{0.75}\text{Ge}_{0.25}$  S/D-channel heterojunction provides better confinement barrier.  
 $\Delta V_{GS}$  (hence  $\omega_R$ ) doubles in p-MOSFET compared to n-MOSFET


# Coulomb Blockade in Output Characteristics

1x20nmx80nm p-MOSFET





[M. Gong et al. RFIC 2019]

1x20nmx80nm n-MOSFET




- Present in both devices; shows single electron/hole charging events
- Asymmetry in p-MOSFET due to heterojunction
- Hole gyromagnetic factor in  $\text{Si}_{1-x}\text{Ge}_x$  between 2-20  $\Rightarrow$  smaller magnetic field needed for given operation temperature

# Modelling Resonant Tunnelling in n-MOSFET at 2 K




NEGF modelling code by Prof. Peter Asbeck

# Quantum effects in 40x18nmx70nm n-MOSFET





Transfer characteristics





Output characteristics at first peak  
and valley

# MOSFET variation over temperature




Most threshold voltage and transconductance variation with temperature occurs between 300 K and 77 K with little change afterwards

# Gate Resistance and Source Resistance



[M. Gong et al. RFIC 2019]

# Simulated TIA performance over temperature



# E-level splitting due to coupling between QDs

AlGaAs/GaAs/AlGaAs double well

**Coupling** frequency  $f_C = \frac{2\Delta E}{2\pi\hbar}$ ;  $2\Delta E = 1\text{meV} \rightarrow 241.47\text{GHz}$


$\Delta E$  (or  $t$  or  $J$ ) = coupling energy

$\Delta E$  must be  $> kT$

Want electric control of  $\Delta E$  (barrier) for Swap or C-NOT gate

$$E_{0+} = E_0 + \Delta E$$

$$E_{0-} = E_0 - \Delta E$$



[S. Voinigescu, IJE Feb. 1989]




figure 6. Subbands and wave functions in an idealized quadruple heterojunction structure with quantum channel coupling.

# QD coupling energy splitting, $T$ with scaling

