# Towards 2-4 K Monolithic Quantum Processors with Control and Readout Electronics in Production 22nm FDSOI CMOS Technology

S. Bonen, U. Alakusu, M. Gong, M.S. Dadash, Y. Duan, L. Wu, and Sorin P. Voinigescu

FermiLab, June 19, 2019

#### Outline

- Proposed monolithic approach
- Cryogenic characterization of 22nm FDSOI CMOS Technology
- Impact of process variation
- Scaling to higher temperature
- Conclusions

# Our approach and goals

- Foundry FDSOI CMOS-based QD qubits
  - **SiGe p-MOSFET** with channel/S-D heterojunction for hole spin qubit
- Investigate same and new spin control and readout techniques as SC qubits
- *mm-wave AMS circuits* for spin manipulation and readout *on the same die with the qubits*
- 2-4 K operation now, (maybe) 77 K in 15 years

#### Low power monolithic quantum processor

- External low phase noise mm-wave signal
- Broadband mm-wave (FDM) signal distribution
  - 60-100 GHz for 4-6 K operation
  - 140-220 GHz for 8-12 K operation
- n-MOS switch pulse modulators >40dB isolation
- Current or dispersive readout < 5 mW per qubit
- $50\Omega$  chip inputs and outputs
- SRAM to store the pulse sequences

#### Example:

- 200 qubits with individual readout: 1 W
- mm-wave ESR signal distribution: 200 mW
- Switches do not consume power



#### Electron- and hole-spin DQD concept in FDSOI





- Double-dot qubit (C-NOT) = 2-gate MOSFET cascode
- Quantum dot (QD) under each top gate
- Individual gate control of each QD
- Potential barrier between dots
- Back gate for entanglement control (needs special mask)
- mm-wave E-field applied on gate and z-axis dc magnetic field

# The SiGe p-MOSFET is the SiGe hole-spin qubit



# Spin readout approaches need ultra low noise amp.







- Spin blockade filter with TIA current readout: destructive, good for Rabi frequency characterization
- Capacitive charge sensor with SET and TIA current readout
- mm-wave off-resonance reflection with (SET) resonator, coupler and mm-wave tuned LNA: large area, Q?

#### Comparison to other qubit families

- >20x  $f_{L}$ ,  $f_{R}$  compared to SC qubits:
  - >  $20^2x$  smaller readout resonators, > 20x higher operation temp.
- Larger  $\boldsymbol{g}$ ,  $f_{R}$  than vertically stacked SiGe/Si/SiGe FinFET qubit
- Backgate control for circuit  $V_{\tau}$  adjustment at low temperature
- Potential selective fast backgate for CNOT gate
- All spin control/readout schemes from SC qubits can be used

#### Outline

- Proposed monolithic approach
- Cryogenic characterization of 22nm FDSOI CMOS Technology
- Impact of process variation
- Scaling to higher temperature
- Conclusions

#### Measurement set-up at 2 K





### "Classical" MOSFET behaviour in saturation



# Peak $f_{T}$ , $f_{MAX}$ current densities invariant with temp.



# Quantum behavior at low $V_{DS}$ and 2 K



# Energy level spacing tuneable from backgate

![](_page_13_Figure_1.jpeg)

 $\Delta V_{GS}$  increases (doubles) at +/-2V back gate voltage as  $C_{as}$  decreases

# Monolithic integration of qubits and readout TIA

![](_page_14_Figure_1.jpeg)

- Bandwidth, noise
- Drive 50  $\Omega$  off chip with minimum size 1x18nmx70nm MOSFET
- Design kit models valid at 2-4 K

# $R_{\mbox{\tiny poly}}$ does not change over temperature

![](_page_15_Figure_1.jpeg)

#### MoM Cap does not change but Q improves at 3 K

![](_page_16_Figure_1.jpeg)

### TIA and n-qubit+readout circuit vs. temperature

![](_page_17_Figure_1.jpeg)

# Specification and optimal TIA design for readout

![](_page_18_Figure_1.jpeg)

### 10 coupled double QD qubits with TIA readout

![](_page_19_Figure_1.jpeg)

#### Meas. output spectra of 1x p-DQD+TIA at 300K

![](_page_20_Figure_1.jpeg)

•Output spectrum measured with variable-amplitude sinusoidal signals applied to the gate of the DQD.

•At -110dBm output power, the 4GHz sinusoidal signal is clearly visible above the noise floor. Based on the 251 k $\Omega$  TIA gain, this corresponds to  $3pA_{ms}$  current at the input of the TIA.

#### Simulated noise contributions of TIA devices

![](_page_21_Figure_1.jpeg)

#### Outline

- Proposed monolithic approach
- Cryogenic characterization of 22nm FDSOI CMOS Technology
- Impact of process variation
- Scaling to higher temperature
- Conclusions

# Impact of process variation

- $\Delta W$ ,  $\Delta L$ ,  $\Delta t_{Si(Ge)} = E_1 E_0$ ,  $f_R$
- Gate oxide spacer and source/drain-to-channel potential barrier  $= E_1 E_0$
- Surface roughness =>  $E_1 E_0$
- DC external magnetic field value (feedback loop) => $E_m$ ,  $f_{Larmor}$
- $\Delta t_{OX}$ ,  $\Delta W$ ,  $\Delta L$ ,  $\Delta t_{Si(Ge)} = > V_T$ ,  $f_R$  variation
- g?,  $f_{\text{Larmor}}$ ,  $f_{\text{R}}$

Some of them may be adjustable/corrected from back gate

![](_page_23_Figure_8.jpeg)

Fig. 3: Rabi frequency in rough hole qubit as a function of gate length. Each cross is a different realization of a Gaussian surface roughness profile with rms = 0.4 nm. The red dot and bar are mean and standard deviation.

# Impact of process variation: $L_{\rm G}$ =20nm vs. 28nm

![](_page_24_Figure_1.jpeg)

### Impact of process variation: 22nm FDSOI

![](_page_25_Figure_1.jpeg)

Monolithic Quantum Computing ICs in FDSOI

#### Process variation: die to die and different $N_{f}$

![](_page_26_Figure_1.jpeg)

Plot GF\_22nmFDSOI\_40x20x80\_SG\_nmos\_67G\_TS\_d19/dc\_vbg\_n0p5V/transfer\_fine\_full\_die20/transfer

#### Outline

- Proposed monolithic approach
- Cryogenic characterization of 22nm FDSOI CMOS Technology
- Impact of process variation
- Scaling to higher temperature
- Conclusions

# 18nmx70nm p-MOSFET vs Temperature

![](_page_28_Figure_1.jpeg)

Resonant tunnelling current peaks widen over  $V_{GS}$  and decrease in  $|I_{DS}|$  height as temperature increases

More thermionic emission overboth barriers of the QD as temperature increases

#### Qubit operation temperature scaling

- $f_{L'}$  T increase ~  $L^{-2}$ ,  $W^{-2}$  (very favourable scaling law)
- $f_{L}$ , T increase linearly with dc magnetic field  $B_{dc}$ 
  - $B_{dc}=2.9T => \Delta E_{m}=0.33 \text{meV}, f_{L}=80.4 \text{ GHz}, T=4 \text{ K}, 22\text{-nm FDSOI}$
  - $B_{dc}$ =8.6T =>  $\Delta E_{m}$ =1meV,  $f_{L}$ =241.2 GHz, T=12 K, 12-nm feature?
  - $B_{dc}=17.3T => \Delta E_{m}=2meV, f_{L}=582.4 \text{ GHz}, T=24 \text{ K}, \text{ SiGe BiCMOS}?$
- Magnetic field and double-dot coupling energy limit T,  $f_{\rm L}$ 
  - Higher gyromagnetic factor helps => hole spin in SiGe channel

### Challenges

- Qubit fidelity << transistor fidelity => **Tradeoff: T vs. fidelity**
- Spin readout, qubit-to-qubit isolation
- Gyromagnetic-factor engineering for high-temp scaling
- $W_f <= 50$  nm (limits operation temperature today)
- CNOT Gate (or other 2 qubit logic gate)
  - (Minor) process/mask changes still needed
- Entanglement across multiple qubits

#### Conclusions

- Monolithic integration of CMOS spin control/readout circuits and qubits
- SiGe hole-spin qubit in p-MOSFET channel
- >60GHz spin-manipulation/readout low-noise, AMS circuits needed
- At 2-4 K, minimum-size 22nm FDSOI MOSFET can be used as qubit in the subthreshold and as "classical" transistor in saturation
- 100-qubit processor < 2 W, probable now at 2-4 K in 22-nm FDSOI
- Future scaling to 10nm qubit gate length and 15nm width => 77 K operation?

#### In a nut shell: The Trinity

![](_page_32_Figure_1.jpeg)

#### Acknowledgments

- Prof. P. Asbeck, UC San Diego
- Dr. A. Muller, Dr. M. Iordanescu, Dr. G. Adam, Dr. D. Daughton, N. Messaoudi Prof. R. Mansour, Dr. D. Harame, Dr. Nigel Cave
- NSERC for funding
- GlobalFoundries for technology access and chip donations
- IMT Bucharest, Lakeshore, Keysight, and U Waterloo for cryo measurements
- Integrand for EMX software
- CMC and Jaro Pristupa for CAD tools and support

#### Multi site measurements

- IMT Bucharest: November 2017 to present
  - Custom-built cryostat DC-67 GHz, 6 K 300 K
  - DC and non-calibrated GSG 2-port S-params w/o B-field: TIA, transistors, quantum dots, passives
- University of Waterloo, Ontario, Canada: March 2018
  - Lakeshore CPX 3.3 K commercial system
  - DC and calibrated GSG 2-port S-params: Transistors, passives
- Lake Shore Cryotronics, Westerville, Ohio, USA: June 2018)
  - Lakeshore CPX 2K commercial system
  - DC and calibrated GSG 2-port S-params: Single and double QDs, TIA

# 3 and 5 coupled QD hole-spin qubits

![](_page_35_Figure_1.jpeg)

![](_page_35_Figure_2.jpeg)

5 gates = 5 serially coupled qubits Analogy with charge coupled devices and series stacked cascodes

#### 10 coupled double QD qubits in parallel

![](_page_36_Figure_1.jpeg)

# Active Top Gate Via to M1 Back Gate 💹 Metal1 🗌 N/P Dope 🛛 Salicide Block

Improves matching

Qubits spins manipulated in parallel => 10 electron/hole spins majority gate

Equivalent to redundant qubits for measurement readout error correction?

#### Quantum effects stronger in p-MOSFET

![](_page_37_Figure_1.jpeg)

 $Si_{0.7}Ge_{0.3}/Si_{0.75}Ge_{0.25}$  S/D-channel heterojunction provides better confinement barrier.  $\Delta V_{GS}$  (hence  $\omega_R$ ) doubles in p-MOSFET compared to n-MOSFET

# Coulomb Blockade in Output Characteristics

![](_page_38_Figure_1.jpeg)

- Present in both devices; shows single electron/hole charging events
- Asymmetry in p-MOSFET due to heterojunction
- Hole gyromagnetic factor in Si<sub>1-x</sub>Ge<sub>x</sub> between 2-20 => smaller magnetic field needed for given operation temperature

# Modelling Resonant Tunnelling in n-MOSFET at 2 K

![](_page_39_Figure_1.jpeg)

#### Quantum effects in 40x18nmx70nm n-MOSFET

![](_page_40_Figure_1.jpeg)

**Transfer characteristics** 

Output characteristics at first peak and valley

#### MOSFET variation over temperature

![](_page_41_Figure_1.jpeg)

Most threshold voltage and transconductance variation with temperature occurs between 300 K and 77 K with little change afterwards

#### Gate Resistance and Source Resistance

![](_page_42_Figure_1.jpeg)

#### Simulated TIA performance over temperature

![](_page_43_Figure_1.jpeg)

## E-level splitting due to coupling between QDs

AlGaAs/GaAs/AlGaAs double well

**Coupling** frequency 
$$f_C = \frac{2\Delta E}{2\pi\hbar}$$
;  $2\Delta E = 1 \text{meV} \rightarrow 241.47 \text{ GHz}$ 

 $\Delta E$  (or *t* or *J*) = coupling energy

 $\Delta E$  must be > kT

Want electric control of  $\Delta E$  (barrier) for Swap or C-NOT gate

$$E_{0+} = E_0 + \Delta E$$

 $E_{0} = E_0 - \Delta E$ 

![](_page_44_Figure_8.jpeg)

 $L_w = 94 \text{ Å}$ 

gure 6. Subbands and wave functions in an idealized quadruple heterojunction structure with quantum channel coupling.

 $L_{\rm b} = 47$  Å  $L_{\rm w} = 94$  Å

### QD coupling energy splitting, T with scaling

![](_page_45_Figure_1.jpeg)