


B06 - 402.4.5.1.2 CE – Silicon Module Motherboards Nadja Strobbe (University of Minnesota) L4 Manager HL LHC CMS CD-1 Review

October 23, 2019





- Technical Aspects of CE Silicon Module Motherboards
 - Conceptual Design
 - Scope and U.S Deliverables
 - Progress since June 2018 IPR
 - QA/QC
- Managerial aspects of CE Silicon Module Motherboards
 - Cost, Schedule, and Risks

Summary



- <u>Nadja Strobbe</u>: L4 Manager for CE Silicon Module Motherboards (402.4.5.1.2)
 - Assistant Professor of Physics at University of Minnesota
 - Detector experience: Phase 1 Upgrade of CMS HCAL
 - Led QC of production HB on-detector readout (QIE) boards (2018)
 - Coordinate HE/HB test beam at CERN (2017)
 - Characterization and QC of 45k QIE ASICs for HF, HE, HB (2016-2017)
 - Coordinate full system radiation tests for HE (2015-2016)
 - Physics: Searches for new physics
 - SUSY Analyses Combination Coordinator (2018-2019)
 - L3 Convener of CMS SUSY MC group (2015)
- Other crucial personnel for this area
 - Erich Frahm (UMN): senior electrical engineer
 - Designer of uHTR card for Phase 1 Upgrade, Test beam read-out systems for CE 2018 Test beam
 - Paul Rubinov (FNAL): senior electrical engineer
 - Front end electronics Group Leader at FNAL (until 2017), Design of frontend electronics for several projects, including Minerva, Central Fiber Tracker in DZero, and more




Conceptual Design

Charge #2



- Purpose of the Si Motherboards
 - Host the concentrator ASIC (ECON)
 - Provide connection between the Silicon Modules and the off-detector DAQ, trigger, and control electronics (via lpGBT link)
- Important constraints
 - Very limited physical space vertically (minimize air gap between calorimeter absorbers)
 - Use low-profile connectors
 - Radiation tolerance
 - Especially relevant for optical driver (VTRX+), which cannot be in the innermost section of the cassette
 - Support transfer of required data volume, i.e. #elinks, for good physics performance







Motherboards implemented as "engine+wagons" model

Engine:

- Hosts the lpGBT and VTRX+ optical components
- Small and complex board, with fine-pitch components
- Only 2-3 variants
- Wagon:
 - Up to 2 wagons per engine, spanning up to 3 modules each
 - Hosts ECONs and slow control chip (GBT-SCA)
 - Multiple (15+) designs to handle geometric complexity between and within layers
 - Large, but simple board








Inputs and outputs


- Data links
 - Modules send TRIG/DAQ data to ECON: 12 inputs per ECON at 1.28 Gbps
 - ECON concentrates: up to 14 elinks from ECON to lpGBTs at 1.28 Gbps
 - depending on data volume from given module
 - IpGBT takes up to 7 inputs, and has one data output link at 10.24 Gbps
 - Engine contains: 1-2 DAQ lpGBT, 2-4 TRIG lpGBT, 1-2 VTRX+
 - depending on layer and location within layer
 - I VTRX+ takes 1-3 TRIG and 1 DAQ link
- Detailed accounting of elinks complete
 - Propagated to connector pin count and pin assignments





Inputs and outputs

- Fast and Slow control requirements
 - Both sets of signals sent to lpGBT via 2.56 Gbps link (via VTRX+)
 - Fast clock distributed via lpGBT on engine to ECON on wagon and HGCROC on module
 - Slow control distributed via lpGBT on engine to the GBT-SCA on wagon
 - I2C to ECON and HGCROC
 - Temperature measurements
 - Voltage measurements, e.g. for sensor bias, DC/DC supply voltage
 - Enable, reset, error signals
- Necessary signals all identified and accounted for in connector pin-outs










Mechanical checks

 Successful alignment of 3 connectors during/after temperature cycles







Studies of signal transmission

Shows successful transmission over long distances


10/23/19

HL-LHC CD-1 Review

CE - Silicon Module Motherboards



- First version of Engine designed and produced, including low-profile flex connectors
- Details of Engine+Wagon design in development
 - Minimizing number of different wagon designs by taking advantage of symmetries between detector layers
 - Current estimate of 3085 engines and 6170 wagons for CE-H





HL-LHC CD-1 Review

CE - Silicon Module Motherboards



R&D needed before production

- Produce fully functional prototype 1, which allows for cost estimate based on quotes ahead of CD-2
 - Complete engine design
 - At least one complete wagon design
 - using FPGA instead of ECON
 - Can extrapolate cost to other wagon designs
 - Will be part of Major System Prototype 1
- Second prototype
 - Assemble full cassette
 - Include multiple wagon designs
 - Validate final design including ECON
- Note: Engineers have experience with scripting for PCB design tools: improved reliability and reduced engineering time




- QA
 - Prototyping: build and evaluate prototypes for all boards
 - Minimize complexity of large boards, especially those that come in a # of variations
- QC
 - Engine: Crucial component, will feed signals into each board and read them out to verify proper functionality
 - Wagon: mainly checking continuity of signals through the board and its connectors
 - Evaluating trade-off between doing visual inspection and relying on vendor for PCB check ⇔ using a fixture to test continuity and risk breaking the low-profile connectors
 - Careful tracking of all boards using database and machine-readable ID
 - Allows for follow-up checks in case a problem is identified, e.g. during cassette assembly
 - Reviewing balance of paid & unpaid labor before CD-2
 - Good experience with undergraduates in the past



Cost and Schedule



WBS	Direct M&S (\$)	Labor (Hours)	FTE	Direct + Indirect + Esc. (\$)	Estimate Uncertainty (\$)	Total Cost (\$)
DOE-CD1-402.4 402.4 CE - Calorimeter Endcap (at DOE CD1)	21,051,786	332579	188.11	40,672,474	10,143,585	50,816,059
DOE-CD1-402.4.5.1.2 CE - Silicon Motherboards	2,245,755	7688	4.35	3,600,258	1,296,667	4,896,926



- Direct M&S breakdown
 - 40%: Components from CERN (lpGBT, VTRX+, GBT-SCA)
 - 50%: PCB and assembly for production boards



RT-402-4-23-D CE - Si Motherboard complexity is much higher than expected

Risk Rank:	1 (Low) Scor	es: Probability : 1 (VL) ; Cost: 2 (M) Schedule: 0 (N))	Risk Status:	Open	
Summary:	The silicon mo	therboard is expected to exist in several varients (\sim 5). D by a factor of two or even ten. If this were to occur, the u			
Risk Type:	Threat		Owner:	Zoltan Gecse	
WBS:	402.4 CE - Calo	primeter Endcap	Risk Area:	Technical Risk	/ Interfaces
Probability (P):	5%		Technical Impact:	0 (N) - negligił	ole technical impact
Cost Impact: Basis of Estimate:		= 3-point - triangular = 383 k\$ = 575 k\$ = 767 k\$ = 575.0 k\$ = 29.0 k\$ st range assumes 6 months of additional engineering (\$12 e high end assumes 12 months of additional engineering (
	(\$527k). The s project to avoi	schedule delay assumes that the issues are identified suffi d delays.	iciently in advance that addi		
Cause or Trigger:		esign choices which require significant additional lesigns, separate from cost uncertainty in a single design.	Impacted Activities:		
Start date:	1-Jan-2019		End date:	11-Dec-2020	
Risk Mitigations :	Working with constraints.	international collaborators to adjust designs of cassette a	nd module PCB to avoid req	uiring additional	designs to meet overall design
Risk Responses:					
More details:					


Risk added after 2018 review

- Was at higher level during Feb Director's Review
- Now risk has been reduced because of work done in defining and simplifying the design since then
- Expect to retire the risk before CD-2

Dependency Overview

Cassette construction is done per sector

Need steady supply of engines and each variety of wagon





Last Update	10/10/2019	FY17	FY18	FY19	FY20	FY21	FY22	FY23	FY24	FY25
LHC	LHC	TS Phys	TS Phys TS Phys		LS2	Phys TS Phys TS Phys			/S	LS3
Legend	CE Motherboards									
Prototype 1	Design									
Prototype 2	PCB and assembly									
Production	Testing									
Current Month	ECON available									
	Cassette assembly									

- Prototype 1 completed by April 2020
- Prototype 2 completed by March 2021
 - With prototype ECON
- Production
 - Design finalized by September 2021
 - First batch of motherboards to be assembled in Dec 2021
 - First batch of ECONs available in Nov 2021
 - First batch tested by Feb 2022, ahead of cassette assembly which starts in June 2022
 - Flexibility in adjusting engine/wagon assembly & testing schedule to mitigate effect of late arrival of parts, e.g. ECON



- Many advances in the Silicon Module Motherboard area since previous review
 - Completed thermal mockup study
 - Settled on Engine+Wagons concept
 - Designed and produced first engine prototype
 - Overall detailed concepts, including services, have been significantly advanced
- Significant work left in this area, but we are on track to be ready for CD-2 and CD-3



Backup



RT-402-4-15-D CE - Motherboard and interface board fabrication failure

Risk Rank:			
	1 (Low) Scores: Probability: 2 (L); Cost: 1 (L) Schedule: 1 (L))	Risk Status:	Open
Summary:	If larger than expected failure rate is identified during motherboard an	d interface board production	n then the cassette assembly will slow down and
	may jeopardize the delivery of cassettes to CMS on time.		
Risk Type:	Threat	Owner:	Zoltan Gecse
WBS:	402.4 CE - Calorimeter Endcap	Risk Area:	Technical Risk / Quality
Probability (P):	10%	Technical Impact:	0 (N) - negligible technical impact
Cost Impact:	PDF = 2-point - flat range	Schedule Impact:	PDF = 1-point - single value
	Minimum = 73 k\$		Minimum = N/A
	Most likely = N/A		Most likely = 3.0 months
	Maximum = 193 k\$		Maximum = N/A
	Mean = 133.0 k\$		Mean = 3 months
	P * <impact> = 13.0 k\$</impact>		P * <impact> = 0.3 months</impact>
Basis of Estimate:	The cost impact (10 -130k\$) is based on the assumption that at maximit to Motherboard failures. The base cost includes an additional 10% span cover more minor failures and yield of individual components, or moth risk where the production motherboards are done in two batches. We aproduced and assembled to ensure that we have sufficient spares to co	re motherboards on top of th erboard variants, and may r assume a failure scenario wh	nat needed for the detector. These spares partly not cover a more significant failure covered by this nere 10% of the motherboards would need to be
	The duration impact (3 months) is based on the assumption that anoth some specific variants have to be made again beyond what was ordered. The L3 burn rate due to the delay of downstream activities is \$21k/mo Min cost = \$10k + 3 months * \$21k burn rate = \$73k. Max cost = \$130k + 3 months * \$21k burn rate = \$193k.	er vendor might be needed t d for spares.	
Cause or Trigger:	The duration impact (3 months) is based on the assumption that anoth some specific variants have to be made again beyond what was ordered. The L3 burn rate due to the delay of downstream activities is \$21k/mo Min cost = \$10k + 3 months * \$21k burn rate = \$73k. Max cost = \$130k + 3 months * \$21k burn rate = \$193k.	er vendor might be needed t d for spares. onth (CMS-doc-13481). Impacted Activities:	to be qualified to take over the production, or
Start date:	The duration impact (3 months) is based on the assumption that anoth some specific variants have to be made again beyond what was ordered The L3 burn rate due to the delay of downstream activities is \$21k/mo Min cost = \$10k + 3 months * \$21k burn rate = \$73k. Max cost = \$130k + 3 months * \$21k burn rate = \$193k. 1-Jan-2021	er vendor might be needed t d for spares. onth (CMS-doc-13481). Impacted Activities: End date:	to be qualified to take over the production, or 12-Dec-2023
00	The duration impact (3 months) is based on the assumption that anoth some specific variants have to be made again beyond what was ordered. The L3 burn rate due to the delay of downstream activities is \$21k/mo Min cost = \$10k + 3 months * \$21k burn rate = \$73k. Max cost = \$130k + 3 months * \$21k burn rate = \$193k.	er vendor might be needed f d for spares. inth (CMS-doc-13481). Impacted Activities: End date: and, as appropriate, focused p production if one vendor fa ette assembly to ensure a but	to be qualified to take over the production, or <u>12-Dec-2023</u> d mockups. ils. Require a rigorous QA/QC program by the ffer of components so that interruption of the
Start date:	The duration impact (3 months) is based on the assumption that anoth some specific variants have to be made again beyond what was ordered. The L3 burn rate due to the delay of downstream activities is \$21k/mo Min cost = \$10k + 3 months * \$21k burn rate = \$73k. Max cost = \$130k + 3 months * \$21k burn rate = \$193k.	er vendor might be needed to d for spares. onth (CMS-doc-13481). Impacted Activities: End date: and, as appropriate, focused p production if one vendor fa ette assembly to ensure a but tes to allow rework without e replaced we may need to o we will accelerate the cassett	12-Dec-2023 d mockups. ils. Require a rigorous QA/QC program by the ffer of components so that interruption of the interrupting production flow. rder a new round of motherboards and assembly.