

University of Pennsylvania
David Rivera

ICEBERG WIB Firmware

WIB

Currently:

- receives system clock timing and control signals from the timing system and provided processing and fan-out to the four FEMBs.
- Receives high-speed data from up to four FEMBs (1.28Gbps/FEMB)
- Bandwidth requirement:
- $8 \frac{ADC}{FEMB} \times 16 \frac{ch}{ADC} \times 2 \frac{Bytes}{sample} \times \frac{10b}{8b} \times 2M \frac{sample}{s} \times 4 \frac{links}{FEMB} = 1280Mbps = 1.28Gbps$

Data Processing

- 8b10b encoded data from FEMB (1.28Gbps) data lines
- Data is decoded at the WIB, error codes are tallied and stripped
- Data is repackaged 8:32 RAM and re-encoded (custom for high speed transfers)
- Timestamp and error counter values reported in header to downstream DAQ along with the data

Changes


- Adapt existing WIB firmware to enable multiple readout chains for new ASICs
 - Variants include:
 - LArASIC + ColdADC (P1) + cold FPGA
 - LArASIC + ColdADC (P2) + 2 COLDDATA
 - SLAC CRYO chip (All-in-one: FE, ADC, Data Serializer)
 - LArASIC + COTS ADC + cold FPGA (a la SBND)
- New timing and run control interface requirements
 - 64MHz system clock
 - FastCommand
- Substitute Altera-specific firmware (e.g. Triple Speed Ethernet, altera_xcvr, etc.) to Xilinx/ZYNQ equivalents.

Timing

- Current readout chains operate with a 50MHz system clock
- Firmware will be adapted to operate on the new system clock frequency

FastCommand Integration

- The WIB FPGA must translate the external DUNE Timing System control protocol to FastCommands for the Cold Electronics
- FastCommand is the serial command interface between WIB and COLDATA
- Designed to operate the core functionalities of the COLDATA chip (e.g. sync, reset, calibrate) in a timely manner




[Docdb-7232](#)

DUNE I2C

- Utilized with COLDDATA ASIC
- 3-word variant on the canonical I2C protocol
- Chip/page address, register address, data (as opposed to just the latter two)
- Must reassign one JTAG signal pair to be used for DUNE I2C (cold to warm)
 - 4 JTAG lines will no longer be necessary for COLDDATA
- May have to assign two sets of I2C for test board to account for missing wire bond to 4th address input pad on COLDDADC (see [Comments on I2C used by COLDDATA and COLDDADC](#))

ICEBERG WIB

- New version of WIB to be utilized in future ASIC validation tests at FNAL
- Altera Arria V -> Zynq UltraScale+




Indico

Questions

- ZU6CG variant?
- WIB Onboard memory for firmware?
 - SD slot?


WIB_TOP



KEY

- BNL (Cyan)
- BU (Red)
- Bristol (Green)
- Altera/Intel (Purple)

DAQ_Link_EventBuilder



- **CD_stream** is of type `CD_stream_array_t` and has size $(CDAS_PER_DAQ_LINK * LINKS_PER_CDA)$
- array of types `CD_Stream_t`
- `CDAS_PER_DAQ_LINK` is set in `WIB_Constants.vhd`
 - is 2 for RCEs
 - is 4 for Felix
- `LINKS_PER_CDA = 2`

CD_Stream_t :

- valid
- `capture_errors[7:0]`
- `CD_errors[15:0]`
- `CD_timestamp[15:0]`
- `data_out[31:0]`

control is of type DAQ_Link_EB_Control_t :

- enable
- `COLDATA_en[4(8)-1:0]` ([3:0] for RCE, [7:0] for Felix)
- `event_cout_reset`
- `spy_buffer_wait_for_trigger`
- `spy_buffer_start`
- `spy_buffer_read`
- debug
- `enable_bad_crc`
- `bad_crc_bits[15:0]`
- gearbox, which is of type `GB_Control_t`

monitor is of type DAQ_Link_EB_Monitor_t :

- enable
- `COLDATA_en`
- `fiber_number`
- `FEMB_mask`
- `frate_id`
- `slot_id`
- `event_count`
- `spy_buffer_data`
- `spy_buffer_empty`
- `spy_buffer_running`
- `spy_buffer_wait_for_trigger`
- debug
- `enable_bad_crc`
- `bad_crc_bits`
- gearbox

- **convert** is of type `convert_t`

convert_t :


- trigger
- `reset_count[23:0]`
- `convert_count[15:0]`
- `time_stamp[63:0]`
- `out_of_sync`

- **WIB_ID** is of type `WIB_ID_t`


WIB_ID_t :

- `slot[3:0]`
- `crate[3:0]`


RCE_FELIX_SWITCH : RCE_PCS



RCE_FELIX_SWITCH : FELIX_PCS



COLDATA_Simulator



- `convert` is of type `convert_t`

convert_t :

- trigger
- reset_count[23:0]
- convert_count[15:0]
- time_stamp[63:0]
- out_of_sync


Fake_CD_Control_t :

- reset_counter_packets_1_A
- reset_counter_packets_1_B
- inject_errors
- inject_CD_errors[15:0]
- inject_BAD_checksum[1:0]
- inject_BAD_SOF[1:0]
- inject_LARGE_FRAME[1:0]
- inject_K_CHAR[1:0]
- inject_SHORT_FRAME[1:0]
- set_reserved[15:0]
- set_header[31:0]
- fake_stream_type[LINKS_PER_CDA:1]

Fake_CD_Monitor_t :

- counter_packets_A(B)
- counter_packets_B
- data_A[8:0]
- data_B[8:0]
- inject_CD_errors[15:0]
- inject_BAD_checksum[1:0]
- inject_BAD_SOF[1:0]
- inject_LARGE_FRAME[1:0]
- inject_K_CHAR[1:0]
- inject_SHORT_FRAME[1:0]
- set_reserved[15:0]
- set_header[31:0]
- fake_data_type[1:0]
- fake_stream_type[LINKS_PER_CDA:1]

FEMB_Rx



- **control** is of type FEMB_COLDATA_Rx_Control_array_t
 - one FEMB_COLDATA_Rx_Control_t per FEMB
 - FEMB_COLDATA_Rx_Control_t is a record of analog and digital resets, one per FEMB link


- **rx_data** is an array of FEMB_COLDATA_Rx_Monitor_t (one per FEMB)
 - arrays are of std_logic_vector(8 downto 0)
 - FEMB_COLDATA_Rx_Monitor_t contain a record with logic vectors of size 4 (one per link per FEMB)

FEMB_COLDATA_Rx_Control_t :
 - rx_analogreset
 - rx_digitalreset


- FEMB_Rx has size LINK_COUNT, defined in WIB_Constants.vhd
 - LINK_COUNT = FEMB_COUNT * LINKS_PER_FEMB
 - FEMB_COUNT = 4, per WIB
 - LINKS_PER_FEMB = CDAS_PER_FEMB * LINKS_PER_CDA
 - CDAS_PER_FEMB = 2
 - LINKS_PER_CDA = 2, the number of links per COLDATA ASIC
 - Rx_refclk has size LINK_GROUPS, defined in WIB_Constants.vhd
 - LINK_GROUPS = 4

FEMB_COLDATA_Rx_Monitor_t :
 - rx_analogreset[4:1]
 - rx_digitalreset[4:1]
 - rx_cal_busy[4:1]
 - rx_is_lockedtoref[4:1]
 - rx_is_lockedtodata[4:1]
 - rx_errdetect[4:1]
 - rx_disperr[4:1]
 - rx_runningdisp[4:1]
 - rx_patterndetect[4:1]
 - rx_syncstatus[4:1]

register_map_bridge



CD_Stream_Processor



- 9th bit is used to indicate to the CD_Stream_Processor whether a word is a "command" or a "data" word
-If asserted it is not a data word

CD_RAM:

- 256B of RAM/processor
 - R/W
 - 8-bit input
 - 32-bit output (q_b)
- Relies on :
- FEMB_DAQ_package.vhd
 - 4 links per FEMB
 - 4 CD_Stream_processors, one for each link

Counters :

- BAD_CHSUM
- BAD_SOF
- BUFFER_FULL
- CONVERT_IN_WAIT_WINDOW
- KCHAR_IN_DATA
- MISSING_EOF
- UNEXPECTED_EOF
- packets

-**monitor** is of type CD_Stream_Monitor_t

CD_Stream_Monitor_t :

- convert_delay
- wait_window
- counter values from each of the counters listed (see Counters list)
- data[8:0]

-**FEMB_DAQ_control** is of type CD_Stream_Control_t

CD_Stream_Control_t :

- enable
- convert_delay
- reset inputs for each counter in the list of **Counters**

-**CD_to_EB_stream** is of type CD_stream_t

CD_Stream_t :


- valid
- capture_errors[7:0]
- CD_errors[15:0]
- CD_timestamp[15:0]
- data_out[31:0]

-**convert** is of type convert_t


convert_t :

- trigger
- reset_count[23:0]
- convert_count[15:0]
- time_stamp[63:0]
- out_of_sync

tx_frame



rx_frame



WIB_FEMB_COMM

