

LLRF systems for ESS elliptical cavities - DMCS-LUT contribution status

W. Cichalewski, A.Napieralski, G. Jablonski, D. Makowski, P. Perek, A. Mielczarek, A. Szubert, P. Plewinski, L. Stazak, K. Klys, DMCS, Lodz, Poland,

Abstract

European Spallation Source is currently in the middle of construction/installation phase. Department of Microelectronics and Computer Science - Lodz University of Technology have been involved in elliptical cavities LLRF systems preparation and installation as a part of Polish Electronic Group (PEG). Current contribution summarizes DMCS work towards LLRF reference system preparation, control systems integration and performance studies with dedicated hardware cavity simulator and design and evaluation of piezo driver to be used for fine cavities tuning.

LLRF system for ESS elliptical cavities

System test stand preparation

Reference system preparation goal

Provide LLRF system that integrates all the HW and SW components according to the system specification. System can/should be used for LLRF integration study and design confirmation before mass production, integration and deployment.

Reference system status

- Integrates all HW components (since Feb. 2019) including prototypes of piezo driver, LO RTM module and RTM Carrier module,
- Connected to cavity simulator in order to perform functional testing and identify missing firmware and software components,






Figure 1: LLRF system overview

According to Lund University and ESS design the LLRF system for all ESS accelerating structures will be build using MTCA.4 standard hardware components. Following components have been chosen as COTS modules:

- CPU,
- digitizer module,
- down-converter & vector-modulator module,
- timing receiver module

Other modules are being delivered by PEG:

- AMC module RTM carrier NCNR Swierk,
- Local Oscillator RTM module wut-ise,
- Piezo driver RTM module LUT-DMCS,
- Piezo driver external power supply LUT-DMCS.


Additionally hardware cavity simulator (of M-Beta and H-Beta resonators) and various firmware components are PEG responsibility. Finally this in-kind effort includes also LLRF systems integration, testing and installation.

- Equipped with additional VNA, RSA and scope devices for additional testing and evaluation
- Used as a base for system tests procedure development and evaluation.
- System evaluation with real cavities

Figure 4: Reference system setup (front view)

Figure 5: Reference system setup (rear view)

- Important for real evaluation of delivered HW/SW components piezo driver prototypes tested with spoke and H-beta resonators,
- Crucial for appropriate cavity simulator configuration,
- Fully integrated system tests to be conducted next months (TestStand2-ESS, HNOSS-FREIA).



tion scan range scan (spoke)

Tests procedures

- Tests procedures are being developed for integrated systems check and evaluation before shipment to ESS.
- Final testing after systems installation (with resonators or simulator connected - dependent on availability)




Figure 10: Example

DMCS responsibilities

- RTM (MTCA.4) piezo driver and power supply for elliptical cavities LLRF systems,
- Reference LLRF system integration and evaluation,
- Support in hardware cavity simulator (delivered by WUT-ISE) design and evaluation,
- Cooperation in LLRF systems integration and installation in the ESS,
- Chosen low level software components preparation (firmware for piezo driver, software for developed board MMC),
- Support in systems integration, testing and installation.

Piezo driver status and evaluation

Main goal: To provide piezo elements controller with independent 2 channels operation. Driver have to provide enough power and operation flexibility to compensate Lorentz force detuning (LFD) (and possibly static detunig) of M-Beta and H-Beta (and spoke) cavities during the proton linac operation. This compensation is crucial due to the limited RF power budget available for some elliptical resonators. Status

- **1**. First prototype (AMC version fig. 2) delivered and tested in the lab environment and with first spoke prototypes,
- 2. Second prototype (RTM version with external power supply - 19" box, see fig. 3) delivered and tested in the lab and with H-beta




Figure 2: First piezo driver prototype (AMC type)

list - sys. integration of lower level list

Cavity simulator management software preparation


Main goal

Cavity simulator configuration and management by means of easy to use user interface.

Main features

Software allows for:

- Configuration of the CS input/outputs and model parameters (modes freq., Ql, detuning),
- Monitoring of CS parameters (eq. temperatures),
- Executing CS functionalities (eq. channels calibration). Implementation
- standalone Python based application,
- in the form of IOC (compliant with ESS E3 framework).



Call	oration ou	Refresh panel	EEPROM		
P13 AMP DRIVE OUTPUT VM1	P12 AMP PWD OUTPUT VM2	P11 CAVITY REFL OUTPUT VM3	P10 CAVITY PWD OUTPUT VM4	Refresh	Save to EEPROM
P9 AMP REFL OUTPUT VM5	P8 AMP PWD OUTPUT VM6	P7 AMP DRIVE OUTPUT VM7	M Output M C Output M	tput off tput on NUX - Model NUX - Constant NUX - AWG	Get from EEPRON

Figure 11: GUI screen

5071C Networ	k Analyze	r										
LActive Ch/Tr						5 Instr Sta	te					Resi
Tr1 S21 (Log Mag	10.000	lB/ Ref	-40.00	dB							Marker Search
	1 70	04.5069	3 MHZ -	0.7850	dB							
	2 70	04.0061	5 MHZ -	39.283	dB dB							Max
0.000	>4 70	03.0046	MHZ -	40.752	dB							
	3 7	JI. J100.	: MH2 -	43.103	uь						4	Min
-10.00												 Peak
-20.00												Target
-20.00												
												Multi Peak
-30.00												Multi Target
											0	Multi Target
-40.00								4			íl.	Tracking
-40.00								ĭ		*	48	ON
					٨			1			13	Search Range
-50.00					1				Ą			OFF
					- 8			//	ſ	1.1		Bandwidth
				_						m property	٩,	OFF
-60.00					1			V	1		Mr.	Bandwidth Value
					Y							-3.0000 dB
-70.00												Notch
												Notch Value -3.0000 dB
-80.00												-3.0000 dB
												Return
-90.00												-
Start 700 N	WH7					TERM	/ 5 kHz	<u> </u>		Stop 705 I	MHz 300/800 Off	10
500107001						100						vc 2018-12-11 19:4

Figure 12: Example of CS configuration (M-Beta)

Summary and Future Plans

• Hardware prototypes designed and evaluated - piezo driver proved its performance during laboratory and cavity tests,

prototype (at freia),

3. Pre-series production of the M-Beta driver version produced in summer 2019 and tested. 4. Series production paused due to the modification of the driver specification (eq. extending piezo operation voltage and change in piezo operation polarity requirements), **5**. Remote operation of the system successfully tested (during spoke cavity testing)



Figure 3: Second (M-Beta) prototype



- Prototyping of new driver to be started as soon as new specification will be accepted,
- Reference system is being tested (with cavity simulator) to provide feedback for FW/SW development and testing procedure preparation,
- FW/SW components are under development by PEG(DMCS) and ESS (RF & ICS groups)

Acknowledgment

This work has been supported by the Polish Ministry of Science and Higher Education, decision number DIR/WK/2016/2017/03-1

