Readout for Calorimetry at Future Colliders: A Snowmass 2021 White Paper COLUTAV3 ADC Testing Timothy Andeen, Julia Gonski, James Hirschauer, James Hoff, Gabriel Matos, John Parsons

21 July 2022 Snowmass CSS @ University of Washington, Seattle

[arXiv:2204.00098]







COLUMBIA UNIVERSITY IN THE CITY OF NEW YORK

Outline


- 1. Introduction & Motivation
- 2. HL-LHC Calorimeter Upgrades
 - ATLAS
 - CMS
- 3. Calorimeter Readout at Future Colliders
 - Dual readout calorimetry
 - e+e-colliders
 - Hadron colliders
- 4. Opportunities for Advancing Readout for Calorimetry
- 5. Summary & Conclusions

Overview & Motiv

- Calorimetry serves an essential role in presentday particle detection
 - Sampling (alternating active & dense layers) or total absorption designs
 - Separate into electromagnetic calorimeter (ECAL) to measure photons and electrons, followed by a hadronic calorimeter (HCAL) for protons/pions
- Next-gen calorimeter developments are informed by key physics drivers of the energy frontier
 - Probe BSM phase space → anticipate high energy objects
 - Precision SM measurements (eg. measurement of Higgs width requires reco/ID of Z→qq from W→qq background): need 4% energy resolution for particle flow jets, excellent mass resolution
 - Feed detailed info (leading to high data volumes) to trigger to maintain rates & p_T thresholds

• $H \rightarrow \gamma \gamma$ mass resolution is critical to HL

★ Di-Higgs measurement is a key phy narrow diphoton mass peak on top requirements on photon reconstruc



Future Readout

- To meet physics needs, calorimeters need to evolve:
 - Particle flow: combine calorimeter with tracking information for reconstruction across momenta ("5D calorimetry")
 - Dual readout: complementary information from electromagnetic and hadronic shower components
- Readout electronics must keep up! Typically means the development of full custom readout ASICs

Future Calorimeter Feature	Impact on Readout
 Higher collision energy Production of particles with E from 100s MeV (MIPs) to O(10) TeV 	 High dynamic range Difficult to maintain as voltage rails shrink
High granularity	 High channel density Use of smaller feature size (LHC chips were 1000-250 nm, HL-LHC chips are being developed 130-65 nm) Power/cooling requirements: radiation hard clean power capitalizing on industry partnerships for HL-LHC
High luminosity/occupancy Precision timing	High bandwidth, radiation tolerance, pileup mitigation Fast circuitry/shaping times
	a de chodia y/shaping antes

Δ


The High Luminosity LHC

LAr end


- High Lumi LHC (HL-LHC) scheduled to begin in (CER ~2029
 - 40 MHz bunch crossing x 200 pp collisions p BC = 8 GHz collision rate
- ATLAS & CMS calorimeters: need to replace ~all readout electronics


Structure of the ATLAS LAr Calorimeter


ty endcap



VBF H production at $< \mu > = 200$







Protons physics Commissioning with beam rdware commissioning/magnet tr

21 July 2022

200

100

0.8

0.6 0.4


0.2


COLUMBIA UNIVERSITY IN THE CITY OF NEW YORK

5

LHC Calorimeters

- ATLAS: sampling ECAL with 182468 cells in accordion geometry of active (LAr) and absorber (lead), with HCAL composed of plastic scintillating tiles
- CMS: homogenous lead-tungstate crystal ECAL with brass/scintillator tile sampling HCAL; HGCAL of silicon + scintillators
- Each calorimeter has a readout electronics system which samples detector at LHC frequency of 40 MHz and sends digitized signal off the detector for signal analysis and triggering






6

ATLAS HL-LHC LAr Readout

Phase-I: installed 2019-2022 and starting operation in Run 3 now!

• HL-LHC:

- Front-end board with full custom preamp/shaper and ADC ASICs, delivering pulses with 16-bit dynamic range
- Calibration system with custom ASICs to create large precise pulse
- Off-detector: timing system and signal processor
 - ML applications to improve pulse energy & timing reconstruction running online in FPGAs



CMS High Granularity Endcap Calorimeter


- "Imaging" 4D calorimeter: tracking extends into calorimeter & ~10 ps timing resolution per cluster
- Data rate: 40 TB/sec

MIP tracks and clusters clearly identifiable by eye throughout most of detector. the longitudinal shower footprint high p_T jet O(500 GeV

HGCAL Readout

- Requirements: low latency & low power dissipation (< 20 mW/channel) in high radiation environment
- Front-end system reads out detector sensors with three custom ASICs on trigger (40 MHz) and DAQ (750 kHz) data paths
- SiPM-on-tile for readoute of feecintillators → lower operating voltages, higher speed from solid

and HGCAL type **States Sensored of Van Ges**process with water bonding. As compared to the standard process for the sensor production this has antage of enabling shootproduction of vanitys active thickness in a transport with to f their ongoing process optimization, Novath's also working Gward's bridgating and e cost implications related to the additional steps required by this technique, in order to a cost-effective solution of procession (See Nnan's talk)




precise reference holes for precision assembly and placement onto the cas-

July 2022


Dual Readout Calorimetry

- Exceptional energy resolution from separate read out of Cherenkov and scintillation light to disentangle EM and hadronic components shower-by-shower
 - Doubles data relative to traditional single-signal detector
 - Unique readout challenge: simultaneous low-latency extraction of charge signals from both scintillation and Cherenkov light
- Examples from RD52/DREAM/IDEA collaborations (FCC-ee):
 - Elimination of longitudinal segmentation in novel copper-based dual-readout "spaghetti" fiber calorimeter for IDEA → finer lateral segmentation with same number of electronic readout channels



Linear e+e- Colliders


- Unique **power pulsing** operation mode: beam crossing of accelerator has very low duty cycle (10⁻³)
 - Dedicated suites from CALICE to pursue ASIC designs with fast logic and low-noise power cycling
- Calorimeter prototype designs for ILC (or C³)
 - SiD: silicon active material with particle flow reconstruction
 - Readout electronics implementable on-chip (ECAL pixels with ASIC bump-bonded to sensor, HCAL with SiPMs)
 - ILD: silicon/scintillator calorimeter options
 - Novel double SiPM readout for longer strips: robust, eliminate random noise through coincidence, potential position reconstruction



COLUMBIA UNIVERSITY IN THE CITY OF NEW YORK

FCC-hh Calorimetry & Readout

- Collisions at energies up to 100 TeV, instantaneous luminosity up to 3x10³⁵ cm⁻² s⁻¹
 - Even more stringent requirements: highest momentum daughter particles, largest dynamic range
 - 1-10 MRad anticipated dose (outside LAr cryostat)
- Calorimeter prototype builds on HL-LHC upgrade R&D: "5D" reconstruction with fine spatial segmentation, good energy resolution, & ~30 ps timing resolution
- Remaining R&D needed to control for stringent space & power requirements: order of magnitude increase in channel multiplicity + extended dynamic range




Open Access in Design & Fabrication

- Unique and challenging electronics design will push budgets more than ever (financial, technical expertise/personpower)
- Potential avenue with foundries that offer commercially available open access hardware design & fabrication environment
 - Lower costs compared to traditional foundries
 - Faster turnaround: replace annual submission cycle with concurred testing of v0 + fabrication of v1 + design of v2
 - Improve collaboration between universities, national labs, & international partners

Conclusions

- "5D" calorimetry is crucial to the success of the physics program at future colliders
- Unique requirements like high dynamic range, high precision, high readout rates, & radiation tolerance pose challenges for designing suitable low noise/low power devices
- Need for custom ASICs & close interface with industrial advances in electronics
- Many readout developments for the ATLAS & CMS calorimeters underway in preparation for the HL-LHC
- Consideration of future e^+e^- or hadron colliders informs readout development areas, particularly for dual readout, particle flow, solid state sensors, precision timing, & high channel density








COLUMBIA UNIVERSITY IN THE CITY OF NEW YORK





COLUMBIA UNIVERSITY

FEB2 Pre-Prototype: Slice Testboard




2020-21: Slice Testboard

- 32 channels
- Characterize performance of full
 readout chain (PA/S → ADC → IpGBT)




2022-23: FEB2 prototype

- Full 128 channels
- Production = 1524 boards (1627 w/ spares)




→Next Steps: design of 128-channel prototype board & crate/power tests



Coherent Noise

Time [ns]

J. Gonski




IVERSITY


YORK

LAr Pulse Analysis

- Ionization signal: < 1 ns risetime, length of negative lobe \sim drift time
- Optimal filtering coefficients: derived from knowledge of pulse shape and noise autocorrelation matrix
- Apply to 4 samples taken by readout for each channel's data to compute energy & timing
- In Slice Testboard/CV4 analysis, "interleave" coarse pulses of staggered phases to get fine-grained pulse for OFC calculation


$$E = \sum_{i=0}^{3} a_i S_i$$
 and $t = \frac{1}{E} \sum_{i=0}^{3} b_i S_i$






AWG 10.0 V

AWG 10.5 V



AWG sends a pulse train of known amplitude to ADC chip, sampled at different phases

Pulse train is interleaved to reconstruct fine pulse for each amp. Check that maxima and zero point match across amplitudes



Samples from one phase (containing peak) and derivatives are used to calculate OFCs, then used to find energy and timing of each pulse


CMS HGCAL Autoencoder NN

Autoencoder neural network for on-detector data compression

- Low power, low latency, radiation tolerant, fully re-configurable
- 65nm LP CMOS
- Prototypes will be tested in Fall 2021

 Established design and verification methodology based on hls4ml + Catapult HLS allows rapid progression from algorithm development through circuit implementation.

Optimized network provides
 2× better performance at
 ~50% power of reference network.




J. Hirschauer

21 July 2022

COLUMBIA UNIVERSITY

J. Gonski 19

ML Architectures in LASP






Fig.3 Signal efficiency and background rejection ROC curves of the two presented ANNs (yellow, blue) and their tagging part (green), compared to the OF with a maximum finder (red). Signal refers to deposits with $E_{\rm TW}^{\rm true}$ above 240 MeV (3σ above noise threshold), background those below. Efficiencies are calculated for an EMB middle LAr cell ($\eta = 0.5125$ and $\phi = 0.0125$) simulated with AREUS assuming $\langle \mu \rangle = 140$. Approaching the upper right corner of the plot indicates signal efficiencies of 100% and a background rejection of 100% and would therefore be optimal. For better visibility, the results are shown only in the range above 75%. Filled bands represent the statistical uncertainty

95

Signal efficiency [%]

100




Fig. 5 Sliding window application of LSTM based recurrent networks. At each instant, the signal amplitude of the four past and present bunch crossings are input into an LSTM layer. The last cell output is concatenated with a dense operation consisting of a single neuron and providing the transverse energy prediction

COLUMBIA UNIVERSITY

CMS HGCAL ASICs

HGCROC

Analog

Very Front0end ASIC

First version with almost full functionality under test for Si and SiPM

Ck 40M

Ll

triggered

event

FIFO

RAM2

7 bits

Truncation

Compression

16x/8x trigger cell unit

Slow control path

Ll

decoding

Circular

Buffer

RAMI

н

N G

Digital

Σ

(4 or 9)

TOT

encoding

Fast commands

comm. port

2x Data

link

4x Trigger

link

Slow control

comm. port

Readout path

Data

readout

manager

Trigger

readout

manager

LIA

BxRst

See talk by **Damien Thienpont**

72 active channels +2 for calibration +4 for Common Mode

Clock and control path

72x

Calibration

injection

Phase Shifter

ADC

TOT

TOA

DAC

ToT/ToA

thresholds

DAQ path

PLL

Latency

manager

Charge

Linearization

per channel

Trigger

Bandgap

Voltage

References

- Dynamic range ~0.2fC–10pC
- ENC < 2500e (Cd=65pF)</p>
- Shaping Time ~20ns
- Linearity <1%</p>
- Pos. & neg input charge

Energy Measurement

- ADC 10b SAR range: 0 > 100fC (150fC)
- TOT range 100fC > 10pC
- TOT bin size 2.5fC
- Time Of Arrival (TOA)
 - 10b TDC
 - LSB <25ps, 25ns full range</p>

• 2 HGCROC versions:

Different preamps optimised for Si & SiPM readout

Monitoring of DACs and essential bias voltages to GBT-SCA

Comm port 320MHz clock Reception of T1 fast commands From lpGBT Data Readout Path Data packets after LV1A LV1A latency up to 12.5us 2 SLVS outputs @ 1.28Gbps Trigger readout Path Trigger primitives 4 SLVS outputs @ 1.28Gbps Slow Control Programmable registers I2C protocol Connected to SCA A. Lobanov

Ś ESY.

COLUMBIA UNIVERSITY IN THE CITY OF NEW YORK

5