
WIB update, 12/12/2019

Shanshan Gao, Jack Fried, Matthew Worcester, Hucheng Chen, Vladimir Tishchenko

Brookhaven National Laboratory

WIB Meeting
12/12/2019

WIB Zynq Ultrascale+ Status

- WIB board received from assembly on December 1st.
- Currently is under intensive functionality testing in the lab by Jack Fried:
- WIB SocFPGA power management
 - Sequencing control --PASS/Done
 - Fault management --In progress
 - Voltage output auto trim --in progress
- Zynq SocFPGA PL & PS configuration
 - JTAG --PASS/DONE
 - SD CARD --PASS/DONE
 - QSPI --PASS/DONE
- DDR4
 - Functional Testing & validation --PASS/DONE
- ZYNQ PS GIG-E sgmii interface
 - Functional Testing --in progress
- WIB FEMB power management
 - Functional Testing --in progress
- WIB FEMB communication
 - FEMB clock and data IO -- not started
 - Functionality test only -

