

# UH\_Q-Pix\_OSC\_Review

Gang Liu

University of Hawaii

# Oscillator Overview

- **Ring oscillator:**

Tune range, Resolution, Power

- **10-bit DAC:**


Resolution, Power

- **Bandgap & Regulator**

Power


- **32-bit Gray Code Counter**

Power




# Ring Oscillator

- Tune range: 50MHz ~ 100MHz
- Target resolution: 1%
  - Large transistor
  - Limited range and gain
  - Simple structure and less component
- Differential and no bias delay cell  
simple, good common mode noise rejection
- Power-down mode  
Turn off to test the analog performance





# Ring Oscillator

Power: 201.3uA (0.36mW) @ 50MHz -40C typical




Layout size: 61.56um \* 25.48um




Delay cell

# Ring Oscillator







# Ring Oscillator




# 10-bit R2R DAC

- R2R structure, low power consumption
- Based on 1-bit DAC, cascade to 10 bit
- Worst case happens in the middle of the range, when all the input digits flip.


Quiescent power: 123uA (0.22mW) @ -40C



# 1-bit R2R DAC





- Two relatively large resistors are chosen to ignore the resistance of the switch.
- $R_{\text{switch}} = 46.2\text{ohm}$ , only 0.12% of 40k, could be ignored.







# 10-bit R2R DAC



# 10-bit R2R DAC




Post-layout




Pre-layout

# 10-bit R2R DAC




Post-layout



Pre-layout



# Process variation

- Run monte carlo simulation for the worst case.  
input=0111111111, 1000000000, 1000000001
- Measure the two steps difference
- The Std Dev is 1.90mV.
- For a 10-bit 1.8V DAC,  $1\text{LSB}=1.8/1024=1.76\text{mV}$
- In the worse case 1.90mV could be added to the worst case of DNL
- That's  $1.90\text{mV} + 1.67\text{mV}(0.95\text{LSB})=3.57\text{mV}$
- 9-bit DAC,  $1\text{LSB}=3.52\text{mV}$  8-bit DAC, $1\text{LSB}=7.03\text{mV}$
- Worst case  $3.52\text{mV}<3.57\text{mV}<7.03\text{mV}$ , so we still have a 8-bit DAC




# Bandgap

- First-order temperature compensation
- -40C to 55C temperature coefficient < 7ppm
- Power: 0.34mW @ -40C





# Bandgap







# 32-bit Gray Code Counter

- 1-bit GCC schematic & layout
- Could be cascaded to 32 bit
- Need a reset signal after one counting cycle
- Custom designed std cell




Cascaded 32-bit GCC  
Size: 945.9um \* 17.8um


# 32-bit Gray Code Counter






# 32-bit Gray Code Counter







*Thank you !*