

# What We Learned from **PSEC4**

Eric Oberla

LAPPD2 Electronics Review

6-April-2013





# 1) Design: PSEC4


10-15 Gsa/s Switched capacitor array sampling: *'analog down-conversion'*

[GHz sampling → 10-100 MHz readout: useful in most 'triggered event' applications]

Designed to sample & digitize fast pulses (MCPs):



# 1) Design: How PSEC4 works





- \*PSEC-3 timing shown (roughly the same), though PSEC-4 can run readout 2x faster – highly serial...



# 1) Design: How PSEC4 works

## Sampling





# 1) Design: How PSEC4 works

## TRIGGER!



Sampling

Trigger is asynchronous on-chip...





# 1) Design: How PSEC4 works

## Digitization



# 1) Design: How PSEC4 works


## Readout






# 1) Design: circuit building blocks


For example:  
*the sample cell*



# The sample cell



32 micron x 12 micron






# PSEC-4 ASIC (University of Chicago)


## 10-15 GSa/a Waveform Sampling ASIC

Designed as part of the Large-Area Picosecond Photo-Detector (LAPPD) project

	ACTUAL PERFORMANCE
Sampling Rate	2.5-15 GSa/s
# Channels	6
Sampling Depth	256 points (17-100 ns) per channel
Input Noise	<1 mV RMS
Analog Bandwidth	1.5 GHz ( $f_{3dB}$ )
ADC conversion (ramp-compare)	Up to 12 bit (10 ENOB) clocked @ 1.6 GHz
Dynamic Range	0.1-1.1 V
Readout Latency	2 $\mu$ s (min) – 16 $\mu$ s (max)



6-channel PSEC-4 evaluation board in use at LAPPD micro-channel plate (MCP) test stand



← Dual-end readout of LAPPD 20x20 cm<sup>2</sup> MCP w/ PSEC-4 @ 10 GSa/s


-- left anode strip  
-- right anode strip

# PSEC-4 ASIC (University of Chicago)

## 10-15 GSa/a Waveform Sampling ASIC

Designed as part of the Large-Area Picosecond Photo-Detector (LAPPD) project

Evaluation board firmware, software, and generic analysis code up-to-date on LAPPD trac repository



evaluation board in use at MCP test stand

LAPPD 20x20 cm<sup>2</sup>  
10 GSa/s





A screenshot of a web browser displaying the LAPPD trac repository. The page title is "Large-Area Picosecond Photo-Detectors Project [code and documentation repository]". It features a navigation menu with "Wiki", "Timeline", "Roadmap", "Browse Source", "View Tickets", and "Search". Below the navigation, there are "Useful links" and a section titled "Electronics" which contains a data flow diagram. The diagram shows a sequence of components: PSEC4 (x5) -&gt; Analog Card -&gt; Digital Card (x4) -&gt; Central Card -&gt; Computer. The page also includes a search bar and various utility links like "Login", "Preferences", and "Help/Guide".



# 1) Design education




- **Simulation-driven** integrated circuit design
  - Confidence in layout extracted simulations and final chip design
  - Verification with several 0.13  $\mu\text{m}$  chips:
    - **PSEC3, CHAMP, PSEC4...**
- 0.13  $\mu\text{m}$  CMOS
  - Leakage not really a big issue
  - Maximize dynamic range over limited 1.2 V core voltage
  - Analog Bandwidth limited by input capacitance

## 2) Performance



# 2) Performance: Analog BW Modeling

PSEC4 S21 versus frequency



- Chip RC-only input line simulations match observed **PSEC-3/4** bandwidths

## 2) Performance: table of measured results

Table 1: PSEC4 architecture parameters and measured performance results.

Parameter	Value	Comment
Channels	6	die size constraint
Sampling Rate	4-15 GSa/s	servo-locked on-chip
Samples/channel	256	25 ns recording window at 10.24 GSa/s
Analog Bandwidth	1.6 GHz	~2.5 dB distortion at 1.3 GHz
Crosstalk	7%	max. over bandwidth
	<1%	typical for signals <800 MHz
Noise	700 $\mu$ V	RMS (typical). RF-shielded enclosure.
Effective ADC Resolution	10.5 bits	12 bits logged
ADC time	4 $\mu$ s	max. 12 bits logged at 1 GHz clock speed
	250 ns	min. 8-bits logged at 1 GHz
ADC clock speed	1.4 GHz	max.
Dynamic Range	1 V	after linearity correction
Readout time	0.8n $\mu$ s	n is number of 64-cell blocks to read (n = 24 for entire chip)
Sustained Trigger Rate	50 kHz	max. per chip. Limited by [ADC time + Readout time] <sup>-1</sup>
Power Consumption	100 mW	max. average power
Core Voltage	1.2 V	0.13 $\mu$ m CMOS standard

A 15 GSa/s, 1.5 GHz Bandwidth Waveform Digitizing ASIC

Eric Oberla<sup>a,\*</sup>, Hervé Grabas<sup>a,1</sup>, Jean-Francois Genat<sup>a,2</sup>, Henry Frisch<sup>a</sup>, Kurtis Nishimura<sup>b,3</sup>, Gary Varner<sup>b</sup>

Submitted to NIM-A:



## 2) Performance: table of measured results

Table 1: PSEC4 architecture parameters and measured performance results.

Parameter	Value	Comment
Channels	6	die size constraint
Sampling Rate	4-15 GSa/s	servo-locked on-chip
Samples/channel	256	25 ns recording window at 10.24 GSa/s
Analog Bandwidth	1.6 GHz	~2.5 dB distortion at 1.3 GHz
Crosstalk	7%	max. over bandwidth
	<1%	typical for signals <800 MHz
Noise	700 $\mu$ V	RMS (typical). RF-shielded enclosure.
Effective ADC Resolution	10.5 bits	12 bits logged
ADC time	4 $\mu$ s	max. 12 bits logged at 1 GHz clock speed
	250 ns	min. 8-bits logged at 1 GHz
ADC clock speed	1.4 GHz	max.
Dynamic Range	1 V	after linearity correction
Readout time	0.8n $\mu$ s	n is number of 64-cell blocks to read (n = 24 for entire chip)
Sustained Trigger Rate	50 kHz	max. per chip. Limited by [ADC time + Readout time] <sup>-1</sup>
Power Consumption	100 mW	max. average power
Core Voltage	1.2 V	0.13 $\mu$ m CMOS standard

**Main  
limitation of  
PSEC4**

**Readout speed not optimized**



A 15 GSa/s, 1.5 GHz Bandwidth Waveform Digitizing ASIC

Eric Oberla<sup>a,\*</sup>, Hervé Grabas<sup>a,1</sup>, Jean-Francois Genat<sup>a,2</sup>, Henry Frisch<sup>a</sup>, Kurtis Nishimura<sup>b,3</sup>, Gary Varner<sup>b</sup>


Submitted to NIM-A:

## 2) Performance: calibrations


*Oscilloscope on a chip?* Not quite...a modified approximation:






For example, a raw **PSEC-3** readout (10 GS/s) of 120 MHz, 150 mV<sub>rms</sub> sine wave:




# 2) Performance: calibrations



+




# 2) Performance: calibrations





+


Voltage pedestals



ADC non-linearity



Time-base non-linearity



Want to minimize number of calibration steps!



# What we learned: 3) 0.13 micron logistics

2013 Fabrication Schedule

Technology		Customer Submission Date											
		Jan	Feb	Mar	Apr	May	Jun	Jul	Aug	Sep	Oct	Nov	Dec
8HP	0.13 $\mu\text{m}$	28		25		28		29		30		25	
IBM → 8RF <sup>2</sup>	0.13 $\mu\text{m}$		19			20			19			18	
8XP	0.13 $\mu\text{m}$							1				11	

IBM →

TSMC

CL013/CM013	0.13 $\mu\text{m}$	7	11		8		10		5		7		9
CL013LP	0.13 $\mu\text{m}$	7	11		8		10		5		7		9
CL013LV	0.13 $\mu\text{m}$	7	11		8		10		5		7		9

1. Frequency of fabrication runs


2. Cost

....defer these items to PSEC5 discussion

# What we learned: 4) Detector Integration





# 4) Integration: Demountable Setup Fitted w/ Full Electronics






BeCu RF fingerstock used to make anode-anode/anode-electronics electrical connection






# Super Module (SuMo) *Vertical Slice* System Testing






# SuMo System Testing

Photodiode signal sent to end channel on each Analog Card for timing reference




PSEC4 traces of photodiode trigger



Time [ns]

# Analog Card can self-trigger


- Useful feature given PSEC-4's short buffer depth\*
- **Successful testing at APS using trigger photodiode:**




\*However, for most tests we use TTL output from laser driver system for DAQ triggering (much easier firmware...)



# Dual-end PSEC4 pulse recording




# Dual-end PSEC4 pulse recording:






# Dual-end PSEC4 pulse recording (10 strips):




LEFT

RIGHT






# Dual-end PSEC4 pulse recording (10 strips):




LEFT




Pulse Height dist.  
(ADC counts)

# Dual-end PSEC4 pulse recording (10 strips):





LEFT



# Dual-end PSEC4 pulse recording

Time difference for parallel-strip resolution



- PSEC4 system (DAQ) timing resolution 50-100 ps ‘out-of-the-box’
  - Timing over a  $\sim 100$  channel PSEC4 readout system relies on good clock distribution, trigger syncing, and good noise rejection in hardware..all things that could be improved
- Single chip (2-channel) resolution  $\sim 2$ -10 ps, depending on signal processing algorithms

# Conclusions

## What we learned from PSEC4:

### 1. Design:

- Full layout-extracted simulations required

### 2. Performance

- Met all design specifications. Wish list: Better self-trigger, faster readout, **longer buffer**, better trigger timing/referencing on-chip...=PSEC5

### 3. Logistics

- Slow turn-around time with IBM 0.13 CMOS

### 4. Integration


- Have a working PSEC4 DAQ. See performance wish list

# Backup



# Waveform Sampling ASICs


- Already in use in many experiments...





LABRADOR3,  
ANITA Experiment



DRS4,  
MEG Experiment



SAM,  
H.E.S.S.-II



# Waveform samplers 'on the market':

ASIC	Amplification?	# chan	Depth/chan	Sampling [GSa/s]	Vendor	Size [nm]	Ext ADC?
DRS4	no.	8	1024	1-5	IBM	250	yes.
SAM	no.	2	1024	1-3	AMS	350	yes.
IRS2	no.	8	32536	1-4	TSMC	250	no.
BLAB3A	yes.	8	32536	1-4	TSMC	250	no.
TARGET	no.	16	4192	1-2.5	TSMC	250	no.
TARGET2	yes.	16	16384	1-2.5	TSMC	250	no.
TARGET3	no.	16	16384	1-2.5	TSMC	250	no.
PSEC3	no.	4	256	1-16	IBM	130	no.
PSEC4	no.	6	256	1-16	IBM	130	no.