

Alternative Architectures I



G. Varner 6-APR-2013 == godparent Review at ANL

Modular Readout System architecture




Respin Analog card only for different ASIC

A variety of data collection configurations possible

Demonstrate timing distribution @ ps level between modules

System Engineering Issues





Current experience with Belle II iTOP development

→ much firmware/infrastructure development
required still


Example: TOP counter (concept)

Linear array PMT (\sim 5mm) Time resolution $\sigma \sim$ 40ps

Measure Position+Time Simulation **√**400mm $\widehat{\mathbf{Z}}^{30000}$ 2GeV/c, θ =90 deg. Quartz radiator Linear-array type photon detector 20mm [□] 26000 ~2m 24000 Side view of crystal ↑ charged particle 22000 Ac cherenkovangle crystal 20000 p^{hotons} ~200ps 18000 backward-going 16000 z-component of unit velocity Different opening angle for the same momentum 14000 → Different propagation length(= propagation time) 12000 -10 10 + TOF from IP works additively. X (cm)


Slightly Enhanged "image plane"


Must fit in a very crowded envelope




Performance Requirements (TOP)


Single photon timing for MCP-PMTs





σ <= 100ps **→** 1% impact **σ** <~ 50ps target







NOTE: this is single-photon timing, **not** event start-time "T₀"

iTOP Readout Architecture

16 COPPER





- Mechanically different configuration
- Leverage Belle II iTOP HW/FW development effort
- Single p.e. TTS limitation

Alternative Architectures

- Part II will illustrate how 5 "first adopters" could be accommodated with variants of the primary LAPPD tile/anode readout
- Acknowledge upfront application "users" will want to tailor: point is to provide a proof-of-concept/reference design
- Support of systems for first adopters is an issue – and not unrelated to architecture choice