



Hawaii Group Activities



Nalu Scientific
Data Acquisition Systems



Gary S. Varner
University of Hawai'i


HEP  2017




UNIVERSITY
of HAWAI'I®
MĀNOA

Supporting the Discovery Frontier

High intensity
MCP-PMT
Charge Sensitive
Amp +WFS





EIC PID
Readout



Belle II Construction
& Commissioning
(pixel, Silicon Upgrades)




Cherenkov Telescope Array (CTA)



ExaVolt Antenna (EVA)

ANITA4/5





Development Overview (SCA/WFS centric)

- **Current Deployments**
 - LABRADOR (UHE ν searches)
 - IRS (ARA and Belle II TOP)
 - TARGET (Belle II KLM, CTA)
- **Completing development**
 - GRAPH for space applications (low-noise CSA+WFS)
 - CTA production versions (CT5TEA + CTAC)
- **Evolving Directions (commercialization):**
 1. On-chip Feature extraction: ASoC (System on Chip)
 2. High density: Si-READ (64 channels, low-cost)
 3. Precision timing: RFPix (details tomorrow)



Switched Capacitor Array Sampling

- Write pointer is ~few switches closed @ once




Tiny charge: $1\text{mV} \sim 100e^-$

300MHz RF Sine [50mV amplitude]




Few 100ps delay




Channel 1

Channel 2

Basic Functional components



On or off-chip ADC



Single storage Channel

Sample timing Control




Triggering

Few mm x
Few mm
in size

Readout Control

A Very Challenging Design

A radio “feedhorn array” for the Antarctica Continent




- Quad-ridged horn antennas provide superb impulse response & bandwidth (200-1200 MHz)
- Interferometry & beam gradiometry from multiple overlapped antenna measurements

Demonstrated performance -- Not just in the lab

<30ps timing

RF Projection onto the surface



Fast Algorithm: Line Sphere intersection


1st $R_{\text{earth}} = \text{Geoid} + \text{Surface} @ \text{Ballon position} \rightarrow \text{Rough Projection}$

2nd $R_{\text{earth}} = \text{Geoid} + \text{Surface} @ (\text{position from 1^{st}})$


3rd: one more iteration \rightarrow converged after 2nd iteration

V-pol results


Borehole Data (used for calibrations)



3.8 mrad




11.2 mrad





Upgraded Belle detector

- PID (π/K) detectors
- Inside current calorimeter
- Use less material and allow more tracking volume
→ Available geometry defines form factor





Single photon detection for TOP

- Single photon timing for MCP-PMTs




$\sigma < \sim 50\text{ps}$ target




NOTE: this is single-photon timing, not event start-time “T₀”

IRS family ASIC Overview











- 8 channels per chip @ 2.8 GSa/s
- Samples stored, 12-bit digitized in groups of 64
- 32k samples per channel (11.6us at 2.8GSa/s)
- Compact ASICs implementation:
 - Trigger comparator and thresholding on chip
 - On chip ADC
 - Multi-hit buffering

Die Photograph



iTOP Readout "boardstack"


(1 of 4 per TOP Module)



Production single photon testing







Laser timing: laser_pixel3_0_gain4_HV3201_18may2015



TARGET technology



- Highly pixelated readout
- *20,000 channels Belle II Muon system readout*




- 16 channels
- 0.5-1.2 GSa/s
- 10-12-bit digitization
- Samples stored, digitized in groups of 32
- 16k samples per channel (16us at 1GSa/s)
- Integrated triggering capability

500kHz – 2MHz dark rate not a problem:
5 p.e. threshold reduces rate to < 1kHz
while maintaining > 99% MIP efficiency


Performance Reference



KLM SciFi: noDate (KLMS_0065_asic0_ch0_sipmdata)




TARGETX timing measurement



Sine scan data (zero crossing)

KLM SciFi: noDate (KLMS_0065_asic0_ch0_sipmdata)



TARGET family Synopsis



- ~21000 channels of TARGETX deployed for Belle II K-long and Muon system scintillator upgrade
- Each CTA camera 2048 channels
- 256k storage cells per ASIC (>300 million tested)
- 16 channel density attractive for compact sensor arrays (e.g. high-density DIRC ...)
- **64 channel version** (SiREAD) in design
- Engineering run quantities: **\$1.40/channel** (ADC and trigger on-chip)
- While not for precision timing, **< 100ps**

Looking back on >10 year development






- ASIC costing well understood, very competitive!

NIM A591 (2008) 534-345.

Storage Depth Capacity




GCT Camera (CTA) – TARGET ASIC




Biggest challenge: Firmware complexity

bPID/TOP front-end boardstack schematic diagram






carrier revE detail



in addition, on the board, there are:
 11 voltage regulators
 voltage and current monitoring for all regulators
 power supply sequencing logic
 calibration signal amplification and fanout
 automatic failover wiring to close JTAG chain
 temperature sensor (i2c)
 EEPROM (i2c)

cdt-sub vs pixel : cdf for s01-ch0_r4928_tbc4855_ch7



One example: modular RICH readout

Challenge:

Readout of compact H13700 MCP-PMT
Compact and dense: 256 channels in 2"x2"
Timing resolution: ~100ps
Long buffer
Abutted Photosensors
Likely convert to SiPM array later
Minimize analog cabling

Solution:


1st gen prototype based on existing

TARGETX ASIC:

1GSa/s full waveform sampling
16 us trigger buffer
16 channels

Self triggering capability
Low cost 250nm CMOS

Upgrade to 64-channel SiREAD chip



Nalu Scientific

Data Acquisition Systems



UNIVERSITY
of HAWAII
MĀNOA

SiREAD in more detail

SiREAD

**Silicon photomultiplier REadout,
Automated calibration and Detection**



SiREAD Parameter	Specifications
Channels	64
Sampling rate	1-4 GSa/s
Storage samples/ch	4096
Analog bandwidth	0.7-1.1 GHz
RMS voltage noise	<1mV
Dynamic range	10-11 bits
Signal voltage range	2.1 V
ADC on chip	12 bits
Readout	Serial LVDS
Power consumption	20-40 mW/ch

Nalu Scientific, LLC.

2800 Woodlawn Dr. Ste 298
Honolulu, HI 96822
info@naluscientific.com



Nalu Scientific
Data Acquisition Systems





Technology has room to improve

1GHz analog bandwidth, 5GSa/s


Simulation includes detector response

Time Difference Dependence on Signal-Noise Ratio (SNR)



G. Varner and L. Ruckman
NIM A602 (2009) 438-445.

J-F Genat, G. Varner, F. Tang, H. Frisch
NIM A607 (2009) 387-393.




Extending to 1ps and lower, with advanced calibration techniques

E. Oberla, J-F Genat,
 H. Grabas, H. Frisch,
 K. Nishimura, G. Varner
NIM A735 (2014) 452-461.

Now pushing to the femtosecond regime

Pushing sampling speed and analog bandwidth




P. Orel, G. Varner
and P. Niknejadi
NIM A857 (2017) 31-41.

And pushing the **space-time limit**
(new type of PID or DIRC devices?)

P. Orel and G. Varner

IEEE Trans. Nucl. Sci. **64 (2017) 1950-1962.**



Summary

Waveform-sampling readout, directly married to fast detectors has been a Hawaii focus

- **Cost for large experiments:**

- Reduce cabling, power requirements
- Underlying technology inexpensive, powerful


- **Performance:**

- Space-time photon resolution PD determined
- High rate, pile-up robustness


- **Maturity:**

- Complex firmware biggest headache
- In-ASIC functionality, commercial support

Backup





**First showering
Event:
CDC +
TOP +
ECL**




IRSX Single Channel

- Sampling: 128 (2x 64) separate transfer lanes
- Recording in one set 64, transferring other (“ping-pong”)




- Concurrent Writing/Reading
- Only 128 timing constants
- Storage: 64 x 512 (512 = 8 * 64)
- Wilkinson (64x1): was (32x2)
 - 64 conv/channel




iTOP Readout Production Testing

- 2x Carrier test stations at South Carolina, 1x backup in Hawaii
- Laser test stand Hawaii
- SCROD test stand in Pittsburgh
- Firmware test at PNNL



Carrier test stand




Laser scan

imaging TOP (iTOP)



Concept: Use best of both TOP (timing) and DIRC while fit in Belle PID envelope

NIM A623 (2010) 297-299.

Side view of crystal



BaBar DIRC







- Use new, high-performance MCP-PMTs for sub-50ps single p.e. TTS
- Use simultaneous T , θ_c [measured-predicted] for maximum K/π separation
- Optimize pixel size

Use wide bars like proposed TOP counter

iTOP relativistic velocity

- Space-time correlations




Beam Test Data

These are cumulative distributions

Actual PID is event-by-event







- Test most probable distribution

Beamtest Experiment 2 Run 568 Event 1




Highly integrated services

- A severely constrained space



imaging TOP Readout (FDIRC proto)

Waveform sampling ASIC




8k channels

1k 8-ch. ASICs

64 "board stacks"

64 DAQ fiber transceivers

Subdetector Readout Module



On or in Detector


FPGA firmware consists of 3 parts:

- 1) ASIC/ADC driver (common)
- 2) Trigger feature extract (subdet. specific)
- 3) Unified DAQ transport protocol

Giga-bit Fiber Transceiver Links


Low-jitter clock

COPPER



64 FINESSE
16 COPPER

Global Decision Logic



2x UT3
Trigger
modules


Clock/Event Timing Distribution




Clock, trigger,
programming
module
(FTSW)

8
FTSW

64 SRM



Production – initial single photon timing



Incubated at the Manoa Innovation Center Near University of Hawaii



Nalu Scientific
Data Acquisition Systems

2800 Woodlawn Dr. Ste #298
Honolulu, HI 96822
info@naluscientific.com
+1 (888) 717-6484



Photo: <http://www.myhawaii realestateonline.com/manoa-real-estate/>



A. Seljak¹, G. S. Varner¹, H. S. Cumming^{1*}, J. Vallerga² and R. Raffanti³
¹Department of Physics, University of Hawaii at Manoa, Honolulu, Hawaii, USA
²Space Sciences Laboratory, University of California, Berkeley, California, USA
³Tech Instruments, Oakland, California, USA
 *Former member




TECH INSTRUMENTS

UV Imager

1. Motivation:

Space Sciences Laboratory (SSL) is building a sensitive UV imager for space science missions. The SSL UV imager technology (UVIT) program is a program for the upgrade of the detector and readout electronics.



Detector specifications:
 Two channels, 1000 channels and 10000 channels
 UV sensitive (200nm to 300nm)
 10000 pixels
 Charge up to 10000 electrons

2. Readout principle:

Standard charge sensitive amplifier (CSA) circuit (charge-to-voltage conversion and shaping)
 Dynamic range and linearity
 Charge-to-digital conversion


Present state:
 Full readout system of 1000 channels and 10000 channels
 Spatial resolution - 1000 channels (1000x1000 pixels)

Readout electronics upgrade:
 - Dynamically increase the size and power consumption of the readout electronics
 - Increase readout rate to 1 GS/s
 - Increase readout resolution (100ns)

Readout electronics upgrade:
 - Increase readout rate to 1 GS/s
 - Increase readout resolution (100ns)
 - Increase readout resolution (100ns)



Image of the readout system with 1000 channels and 10000 channels



Test of the detector using a light source

CSAV3 - Programmable charge sensitive amplifier

Specifications:
 - 16 input channels
 - 10mV/FC gain
 - 50ns FWHM pulses
 - Programmable settings
 - Test pulse injection
 - 130nm TSMC Technology
 - QFN 68 package







3. ASICs design:

HalfGraph-1 GS/S sampler and digitizer

CSAV3 - Programmable charge sensitive amplifier

Specifications:

- 16 input channels
- 10mV/FC gain (nominal)
- ~50ns FWHM pulses (without baseline under/over shoot)
- 5mW/channel
- Programmable settings
- Test pulse injection
- 130nm TSMC Technology
- QFN 68 package



3. ASICs design:


Features:

- 16 input channels
- 1 GS/s
- 8us memory / channel
- 12bit Wilkinson converter
- Threshold programmable triggers (4 signal over threshold groups)
- Allows conversion and transmission simultaneously


Architecture:

- Serial shift register for slow control
- Programmable trigger logic
- Sampling windows
- Storage windows
- Routing multiplexer for data output streams.
- 8 ch LVDS serial data output
- TSMC 250nm technology
- LQFP 144 pin package

HalfGraph-1 GS/S sampler and digitizer






5. Future prospect



- Detector full scale readout system under evaluation
- Development of dedicated firmware for the detector
- Multiple algorithms under evaluation for optimal signal filtering
- Detector testing in preparation
- Additional PCB boards are being designed for ASIC installation setting
- New ASICs are being designed. An attempt to merge amplifiers and digitizers on the same chip.
- To be submitted early 2017.

KEKB to SuperKEKB



Colliding bunches
New superconducting / permanent final focusing quads near the IP



Add / modify RF systems for higher beam current



Low emittance positrons to inject


Damping ring

Positron source



New positron target / capture section

Low emittance gun

Low emittance electrons to inject




Replace short dipoles with longer ones (LER)



Redesign the lattices of HER & LER to squeeze the emittance

Nano-beams!

TiN-coated beam pipe with antechambers




To get x40 higher luminosity


XRM: Hardware



X-ray beam line under construction at LER



Masks: $\sim 20 \mu\text{m}$ Au on $600 \mu\text{m}$ CVD diamond substrate



Water-cooled mask holder

US-Japan Collaboration (U. Hawaii, SLAC, Cornell U.)

High-speed readout electronics for the X-ray monitor, being developed by U of Hawaii.

Deep Si pixel detector and spectrometer chips for the X-ray monitor, being developed at SLAC.

