Collaborating between Institutes: the CERN experience

Michael Campbell Section Leader ESE-ME 4th October 2017

Context

- Many 10's of institutes contribute with ASIC design to the LHC and other CERN experiments
- The CERN Microelectronics Section seeks to propose common technology platforms with supported PDK's and tools as well as foundry access at favourable rates for prototyping and production
- The aim is also to allow access to wafers (sometimes needed for post processing, bumping, TSV, etc)
- Another key consideration is understanding the behaviour of supported CMOS processes in a high radiation environment
- These requirements raise a number of organisational issues

Outline

- Overview of activities in the CERN ME Section
- Common technology platforms
 - Technology support (PDK and Tools)
 - Foundry access
 - Radiation hardness studies
- Some examples of projects
 - CMS tracker upgrade
 - RD53: ATLAS and CMS pixel upgrade
 - ALPIDE and MALTA
- Conclusions

Activities in the ME Section

- Common projects (useful for many detector subsystems)
 - Technology support and foundry services
 - Radiation hardness qualification/monitoring of CMOS processes
 - High speed data links
 - DCDC convertors
- Experiment specific activities and projects
 - Muon detector readout for CMS
 - Tracker readout for CMS
 - Full custom front-end design (ATLAS and CMS)
 - RD53 very rad hard pixel detector development (ATLAS and CMS)
 - Monolithic pixel detector development for Alice and now ATLAS
 - Medipix and related hybrid pixel readout (CLICpix etc)
 - picoTDC
 - etc

Activities in the ME Section

- Common projects (useful for many detector subsystems)
 - Technology support and foundry services
 - Radiation hardness qualification/monitoring of CMOS processes
 - High speed data links
 - DCDC convertors
- Experiment specific activities and projects
 - Muon detector readout for CMS
 - Tracker readout for CMS
 - Full custom front-end design (ATLAS and CMS)
 - RD53 very rad hard pixel detector development (ATLAS and CMS)
 - Monolithic pixel detector development for Alice and now ATLAS
 - Medipix and related hybrid pixel readout (CLICpix etc)
 - picoTDC
 - etc

ASIC design support for HEP

- CERN evaluates and qualifies CMOS processes
- Provide support to HEP community for selected technologies
 - Technology Support Services
 - Develop ASIC design platforms for common use
 - Develop specific IP blocks of general use
 - Organize distribution and maintenance
 - Provide technology support to designers
 - Access to Fabrication Services
 - Establish Commercial Contracts with silicon vendors
 - Develop productive working relationships
 - Establish NDAs that allows for collaborative work
 - Organize & coordinate silicon fabrication

6

Supported Technologies



7

Moore's uncertain future



Technology Support Services

- Mixed-Signal-PDK (MS-PDK) & Workflows
 - TSMC
 - **CERN:** Development of MS-PDK and <u>support of the Digital-On-Top flow</u>
 - IMEC: <u>Distribution of MS-PDK</u> and support of the native foundry PDK & provides foundry specific technical information
 - GlobalFoundries
 - **CERN:** <u>Distribution & support</u> of the MS-PDK

Design Kit Support in 2016-17

- All design kits have received updates:
 - GF 130nm design kit
 - CAE tools platform update*
 - TSMC 130nm
 - Standard cell & IO pad integration fixes
 - Fixes on DRC and EXT rule files
 - Cumulative foundry PDK patches
 - CAE tools platform update*
 - TSMC 65nm
 - Additional standard cell libraries available
 - Cumulative foundry PDK patches
 - CAE tools platform update*

9

Design tools 2016-2017

The following list describes supported design tools for CERN PDKs and digital design flows:

- ASSURA_04.15.107_IC617OA
- CONFRML_16.10.240
- EXT_15.26.000 (QRC)
- GENUS_16.12.000 (RTL compiler)
- IC_6.1.7.704 (Virtuoso)
- INCISIVE_15.20.010
- INNOVUS_16.13.000
- MMSIM_15.10.627
- PVS_15.17.000
- SSV_16.13.000 (Tempus & Voltus)
- VIPCAT_11.30.044_UVM

This toolset is supported for the following technologies:

TSMC 130nm
TSMC 65nm
GF 130nm

GF/IBM 130nm

- Mixed-signal design kit updated to support the latest design tools (available from CERN website)
- Digital flow scripts updated (Genus & Innovus)
- Added training material/workshop for digital design tools, (available from CERN website)

TSMC 130nm news and updates

- Updated PDK supporting latest tools available since October 2016, download via IMEC ftp server
- Digital flow scripts updated (Genus & Innovus), consult CERN website
- Added training material/workshop for digital design tools, consult CERN website

TSMC 65nm news and updates

Name	ze Last modified
train 15MC130	
E-C TSMC65 Leans	
- TSMC65_1p7m4x1z1u.tar.gz	MB 24-07-2017 13:55
L TSMC65_VCAD_V1.7A_Base.tar.gz 3.49	GB 11-02-2015 10:20

- Metal stack 1p7m4x1z1u is now available (requires 1p6/1p9 base PDK) available from IMEC ftp server
- Digital flow scripts updated (Genus & Innovus), consult CERN website
- Added training material/workshop for digital design tools, consult CERN website
- See also Signoff Timing recommendations for digital designs on CERN website

Website: cern.ch/asic-support

Tuomas Poikela

New Website available to facilitate the:

- 1. Distribution of CERN digital flows (Genus & Innovus)
- 2. Distribution of the Global Foundries 130nm design kit
- 3. Distribution of training material/workshops for digital design tools
- 4. Information about the TSMC 130nm and 65nm technologies
- 5. Information about the available macro cells

CERN Accelerating sc	ience	Sign in	Directory	
Collaboration Workspaces			4	: ?
BROWSE PAGE PUBLISH			☆ FOLLOW	
ASIC Support H IC Tec	ne Technologies and MPW support	Search this site		<i>م</i> ,
Home	Welcome			
Technology support	The CERN EP-ESE group is offering a set of services to collaborating institutes for the exploitation of state of the art microelectronic technologies for the imple	ementation of front-end e	ectronic circuit	s in
Foundry services	the High Energy Physics experiments.			
Design tools	Technology support services			
Contact us	Provide access to foundry Design Kits based on CADENCE design tools, specialized design flows and technical material through a secure web site. Provide organize common training and information sessions.	designers with technical	support and	
	Foundry access services Organize Multi Project Wafer (MPW) runs in selected CMOS technologies that have been found particularly appropriate for use in modern HEP experiments.			

Foundry services

• GF 130nm process

- MOSIS MPW service ends in 2017
 - MOSIS & CERN could possibly organize dedicated MPW runs (based on demand)
 - Contact CERN to inform about your short-term and long-term requirements
- Engineering & Production runs available in 2018

• TSMC 130nm process

- Cybershuttle MPW runs
 - 1 run/month
- 2 Fabs
 - Fab. 6 (8" wafer), preferred for HEP designs
 - Fab. 12 (12" wafer)

• TSMC 65nm process

- Cybershuttle MPW runs
 - ~1 run/month
- mini@asic MPW runs
 - 6 runs/year
 - Cost effective solution for small designs (2mmx2mm, 1mmx1mm exclusively for HEP designs)
- 2 Fabs
 - Fab. 12 & Fab. 14 (12" wafer), of equal preference for HEP designs

K. Kloukinas

Prototyping Activity



- GF/IBM 130nm: 1 engineering run
- TSMC 130nm: 5 engineering runs
- TSMC 65nm: 1 engineering run



Radiation effects on microelectronics technologies

The study of radiation effects started at the beginning of the 90's: we have covered all CMOS nodes from 1.5µm down to 65nm!

During the years, we have acquired the components and assembled a unique irradiation system for Total Ionising Dose:

- Dose rates up to 9Mrad(SiO₂)/hour
- Controlled temperature of the DUT from -30 to +200°C
- Possibility to irradiate, bias and measure naked dice (with a semi-automatic probe station)
- Fully automatic measurement of individual transistors on naked dice (dedicated software controlling a semiconductor parameter analyser and a switching matrix)

The latest characterisation work is done on 130 and 65nm technologies up to 1Grad!!!





F. Faccio

Stability of Rad hardness in TSMC 130nm CMOS

Only NMOS transistors from FAB14 have shown a considerable source-drain leakage current. Samples from FAB12 and 14 have only been measured from one run. Samples from FAB6 have been measured several times with consistent results.



18

Stability of Rad hardness in TSMC 130nm CMOS (contd)

A dedicated chip has been developed to monitor the TID tolerance of the process, and it is added to almost all MPW runs (and engineering runs if possible). This is measured with identical procedure every time.



Size: 2160 μ m x 600 μ m



Stability of Rad hardness in TSMC 130nm CMOS (contd)

We have measured the TID response of 130nm transistors from the following list of runs.



Rad hardness in TSMC 65nm

- Situation is much more complicated at very high dose (>>100Mrad)
- PMOS shifts substantially depending on temperature, bias voltage, dose rate
- Many detailed studies (led by Federico Faccio) have been carried out
- Effects determined by STI, spacers and Dose rate have been identified
- Details available in 2 recent publications :
 - "Influence of LDD spacers and H+ transport on the total-ionizingdose response on 65 nm MOSFETS irradiated to ultra-high doses," Federico Faccio et al., *presented at NSREC 2017*
 - "Dose rate sensitivity of 65 nm MOSFETs exposed to ultra-high doses," Giulio Borghello et al, presented at RADECS 2017
- Test on another 65 nm process show similar behaviour

Activities in the ME Section

- Common projects (useful for many detector subsystems)
 - Technology support and foundry services
 - Radiation hardness qualification/monitoring of CMOS processes
 - High speed data links
 - DCDC convertors
- Experiment specific activities and projects
 - Muon detector readout for CMS
 - Tracker readout for CMS
 - Full custom front-end design (ATLAS and CMS)
 - RD53 very rad hard pixel detector development (ATLAS and CMS)
 - Monolithic pixel detector development for Alice and now ATLAS
 - Medipix and related hybrid pixel readout (CLICpix etc)
 - picoTDC
 - etc

Pixel + Strip module readout scheme



Pixel + Strip module exploded view



SSA ASIC specs

• Short Strip readout ASIC

- 120 channel
- Bump bonded on hybrid, AC coupled
- Strip capacitance Cd=5pF,
- Max strip leakage I_{leak}=1uA
- ENC < 1,000 e⁻ (after irradiation)
- Hit Threshold = 3,700 e⁻
- HIP Threshold* = $21,000 e^{-1}$
- Output: (120 strip hit + 24 bit MIP info) /BX
- Data Link: 9x 640Mbps sLVS lines
- Vdd = 1.15V 1.25V (1.2V nominal)
- Temp= -30 to +50C (nominal -20C)

* Highly Ionizing Particles (HIPs) produced by nuclear interactions in the tracker sensors, producing large signals that they can momentarily saturate the FE resulting in signal loss.



SSA Floorplan and Integration



- Full size prototype implementing all required functionalities
- Design submitted for fabrication on 30/8/2017

MPA ASIC specs

MacroPixel readout ASIC

- Pixel Arrangement: 120 x 16 = 1,920 pixels
- Bump bonded on sensor, DC coupled
- Pixel capacitance Cd ~ 280fF
- Max leakage I_{leak}= 50 nA after total dose
- □ ENC < 200 e⁻
- Nominal Signal = 15,000 e⁻
- Data Output:
 - Trigger data path bandwidth: 1.6 Gbps
 - DAQ data path bandwidth: 0.32 Gbps
- Vdd = 1.15V 1.25V (1.2V nominal)
- Temp= -30 to +50C (nominal -20C)
- Power budget: 220 mW
- 65nm CMOS process



MPA final design layout

				N N (CC N) N N (CC N)								
9) (9) (9) (9) (9) (9) (9) (9) (9) (9) (an 216 (200 an 216) an 216 (200 an 216) an 216 (200 an 216) 216 (200 an 216)							
101 101 101 101	in i	100 00 and 100 00 and 100 00 and 100 00 and 100 00 and 100 00 and			an a 14 a an a	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	100 ²⁰¹ ((1) ; ;) 100 ²⁰¹ ((1) ; ;) 100 ²⁰¹ ((1) ; ;)		an clin i an	1997 - 19	1 100 an 11 1 100 1 100 an 11 1 100	
8) 9) 9) 9)			80 97 11 97 11 98 11	80 80 11(80 80) 11(80 80 11(80 80) 11(80) 11(80 80) 11(8	90 111 90 91 111 90 91 111 90 91 111 91 91 91 91 91 91 91	1 :	. N 27 - 11 - 1			20 20 20 20 20 20 20 20 20 20 20 20 20 2	00 W 00	
(8) (8) (8) (8) (8)		10 (0) (11 (0) (0) (0) (11 (0) (0) (0) (0) (11 (0) (0) (0) (0) (0) (11 (0) (0) (0) (0) (0) (0) (0) (0) (0) (0)	10 30 11		NT 110 10 10 10 110 NT 110 10 10 10 110 NT 110 10 10 10 10	De la IN Nade De la IN Nade		100 07 113 ¹ 100 07 113 ¹ 100 07 113 ¹ 100 07 113			1 000 00 00 000 000 000 000 000 000 000	
30 30 30 30 30 30				100 00 11C 100 100 00 11C 100 100 00 11C 100	en and and and and and and and and and an					ut in an		
20 20 20 20 20 20				00 111 00 00 00 00 00 00 00 00 00 00 00	90 91 91 90 91 91 90 91 91 91 91 91 91 91 91 91 91 91 91 91	1. 190 20 artis 1. 190 20 artis 1. 190 20 artis			an U an U an U an U		00 90 00 90 00 90 00	
240 240 240 240 240 240		N SO COLUMN SO CULUMN SO C	1 4 10 10 11 1 1 4 10 10 10 11 1	N 90 110 100 N 90 110 100 N 90 11 100	Main Marine Marine Main Marine Marine Marine	8 10 11 10 2 10 10 10	IN M IL					
300 361 300 361 300 301		20 set 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	10 90 111 100 10 90 111 100 10 90 111 100	90 all 90 90 all 90 all 90 90 all							
90 - 20 90 - 20 90 - 20		100 401 100 401 100 401 100 401 100 401 100 401 100 401 100 401		10 30 cit 10 30 cit 10 30 cit 10 30 cit	ng (c.1) (g. (c.1) (g. (c.1)) (g.							
300 300 300 300												
9 9 9 9					भा मांद्र की भा मांद्र भा मांद्र की भा मांद्र भा मांद्र की भा मांद्र							
(a) (a) (a) (a)								and and and a second se				
				ອີສິດ (1) ອີສິດ (1) ອີສິດ (1) ອີສິດ (1) ອີສິດ (1)								
		10 (11 (11 (11 (11 (11 (11 (11 (11 (11 (80 80 11 80 80 11 80 80	(a) (c) (c) (a) (a) (c) (c) (c) (c) (c) (c) (c) (c) (c) (c	90 - 1 C (100 <u>90</u> (1)					
(a) (a) (a) (a)			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	190 ¹⁰⁰ + i (1	10 al (1 a) (1 al (1 a) (1 a) (1 al (1 a) (1					10 120 20 12 11 120 20 12	100 10 10 10 10 100 100 10 10 10 10 10 100 100 100	
20 20 20 20					1111 (1) (1) (1) (1) (1) (1) (1) (1) (1)	1 (8) (8) (8) (8) (8) (8) (8) (8) (8) (8)	100 100 101 101 101 101				00 00 10 00 00 00 00 00 00 00	
201 201 201 201			10 10 10 10 10 10 10 10 10 10 10 10 10 1	10 10 11 10 10 10 10 11 10 10 10 10 11 10 10								
940 940 940 940	Deli cel contra della d	De se crifi i lei se cri De se crifi i lei se crifi De se crifi i lei se crifi			Natific and so att							
म्स स्र स	l Parlandi and Anna a	in be an in the second se	10 10 11		na aita ana an aita ana aita a							
20 20 20 20 20 20				10 10 11 10 10 10 11 10 10 10 11 10								
9 9 9 9												

- Full size prototype implementing all required functionalities
- Design submitted for fabrication on 30/8/2017

RD53

- Focussed R&D developing pixel chips for ATLAS/CMS upgrades
- Extremely challenging requirements for HL-LHC:
 - Small pixels: 50x50um² (25x100um²) and larger pixels
 - Large chips: ~2cm x 2cm (~1 billion transistors)
 - Hit rates: 3 GHz/cm²
 - Radiation: 1Grad, 2 10¹⁶ neu/cm² over 10 years
 - Trigger: 1MHz, 10us (~100x buffering and readout)
 - Powering: Serial Powering
- 18 collaborating institutes and many Guests
 - Bari, Bergamo-Pavia, Bonn, CERN, CPPM, Fermilab, LBNL, LPNHE Paris, Milano, NIKHEF, New Mexico, Padova, Perugia, Pisa, Prague IP/FNSPE-CTU, RAL, Seville, Torino,
 - 162 on collaboration Email list,
 103 on RD53 guests list (ATLAS/CMS people involved in phase 2 pixel but not on chip design)
 89 on RD53 NDA list (65nm TSMC technology access),
 81 on serial power list (ATLAS/CMS people interested/working on serial powering)
 34 on RD53A core design team
 108 on RD53A testing mailing list
 - ~12 PhDs, ~80 conference/workshop/ publications presentations



J. Christiansen

RD53A large scale demonstrator

- Large complicated chip:
 - Chip size: 20mm x 12(20)mm, small pixels (50x50um²), 3 alternative analog FEs.
 Two alternative buffering scheme. Very high hit and trigger rates, Radiation and SEU tolerance,

600e- threshold, 1200e- in-time threshold, "Low" power, Serial powering, Extensive analog and digital monitoring, Calibration features, Fully functional in test beams, etc.

- Specification document agreed with CMS and ATLAS phase 2 pixel communities: <u>https://cds.cern.ch/record/2113263</u>
- Core design team of ~10 designers for ~1year
 - 9 months remote collaboration with weekly meetings, common repository, Gitlab, blog, Emails, etc.
 - 3 months together at CERN with daily coffees and weekly meetings
 - 3 months for extensive verification: multiple problems and bugs resolved
 - Not forgetting major work before on radiation, IPs, simulation framework, prototypes with testing, ,
- Engineering run ~1M\$ (last minute 25% reduction):
- Implementation document of ~80pages

MPA-RD53 "combo" run

- Process: TSMC 65nm LP
- Target fab: FAB 12, 12" wafer
- Different BEOL metal stacks
 - MPA/SSA:
 - 7+1 (5-thin, 1-thick, 1-UTM , RDL)
 - RD53:
 - 9+1 (7-thin, 1-thick, 1-UTM , RDL)
 - Process split to accommodate the two metallization options
- FBEOL3, "Wire bond with AP RD"
 - std Vt devices
 - low Vt devices
 - high Vt devices
 - zero Vt devices
 - triple well isolation
 - No POLYIMIDE
 - MOM capacitors
 - 2.5V IO devices

- Quantity requested
 - 25 engineering wafers
 - Keep 4 wafers at FEOL
 - MPA/all other projects split : 10 / 10 wafers
 - 70 "set-up wafers"
 - Additional production lots ordered later
- Foundry agreed to assemble the reticle & receive designs on their "native" stack

MPA-RD53 Reticle design



ALPIDE & ITS Upgrade status

ALPIDE – production readiness review 25/11/2016 Production well underway (>500 wafers produced) Module construction in progress





Wafer probe testing



W. Snoeys

Single chips after thinning & dicing



Monolithic pixel development for ATLAS



- Large effort on many technologies
- Concentrating on depleted MAPS for radiation tolerance
- Large chips and very encouraging results become available

Large chips become available in several technologies

Chip name	Technology	CE Size*	Pixel size [µm ²]	R/O archi	tecture	Staust	
aH18	AMS 180nm	Large	56 × 56	Asynchro	onous	Measurements	
Malta	TowerJazz	Small	36 × 36	Asynchronous		Culture it to al	
TJ Monopix	180nm	Small	36 × 40	Synchro	onous	Submitted	
LF Monopix		Large	50 × 250	Synchro	onous		
Coolpix	LFoundry 150 nm	Large	50 × 250	Synchro	onous	Measurements	
LF2		Large	50 × 50	Synchro	onous		
		9.5mm	10mm	* CE Size	e = Collecti MALTA ~20x20m	on Electrode Size	
ATLAS Pix &	MuPix	MONC	OPIX, LF2 & COOLPI	Х	MONOPI	(& MALTA	
AMS 180 nn	n ern.ch	Lfound	lry 150 nm	W. Snoeys	TowerJazz	2 180 nm 36	

Work towards final chip for outer pixel layer

- Building design team, start organizing weekly meetings
- Small collection electrode size has significant advantages for the electronics design (power, speed, noise performance, in-pixel circuit complexity...). The process modification in TJ (DOI 10.106/j.nima.2017.07.046) achieves radiation tolerance with a small collection electrode. Working with other foundries to do the same.
- Concentrate on conceptual full module design, architecture and system issues
- Investigating fast path to full module (e.g. aggregator chip, same or very similar to one needed for hybrid pixels)
- Groups committed and others expressed interest to proceed for a common design

Conclusions

- The CERN Microelectronics Section has 2 categories of activities:
 - Common Projects
 - Experiment specific developments and projects
- Many (if not all) activities are carried out in collaboration with outside institutes
- We aim to (where appropriate) propose common technology platforms for the HEP community
- We evaluate processes for radiation hardness, negotiate foundry access and support tools and PDKs for the selected processes
- This permits and encourages collaborative effort on large scale designs
- A number of projects illustrating this approach have been described