

Trends in ultra fast silicon trackers

A. Rivetti - INFN Torino

Thanks to contribution by:

N. Cartiglia, L. Demaria, M. Mandurrino, E. Monteil, J. Olave, L. Pacher, L. Pancheri, M. Rolo

Lepton colliders

- ILC
- CLIC
- FCC/e+e-
- CEPC

- Vertex/tracking detectors require:
 - ✓ Very good spatial resolution $O(\mu\text{m})$
 - ✓ Very low material budget ($0.15\% X_0/\text{layer}$)
 - ✓ Moderate time resolution
 - ✓ Moderate radiation hardness (1 Mrad TID, 10^{12} eq. neutrons)
- Vertex detector: silicon
- Main tracker: silicon or TPC

- **Very precise**

Hadron colliders



- HE-LHC
- FCC/pp
- SppC

- Vertex/tracking detectors require:
 - ✓ Very good spatial resolution $O(\mu\text{m})$
 - ✓ low material budget
 - ✓ Very good time resolution
 - ✓ Extreme radiation hardness
- Vertex detector: silicon
- Main tracker: silicon

- **Very fast**

- FAIR at GSI-Germany
 - NICA at JINR
 - Electron-Ion collider
 -
-
- Smaller and shorter term facilities can provide an ideal playground to test advanced detector concepts

- Fast data transmission
- Better time resolution
- Smaller pixels, more functionality
- CMOS sensors with even larger Q/C and charge collected by drift: **DMAPS**
- Stitching
- 3D/high density interconnect




Y. Frans et al.

[IEEE Journal of Solid-State Circuits](#) (Volume: 51, [Issue: 12](#), Dec. 2016)

	This work	[Chen CICC'14]	[Jiang ISSCC'14]
Technology	16nm FinFET	65nm CMOS	65nm CMOS
Data-rate	40-64 Gb/s	50-64.5 Gb/s	60Gb/s
FFE	3-tap	4-tap	None
Area (TX Only)	0.32mm ² (C4 array limited)	0.35mm ²	2.1mm ²
Power (TX) per channel	225mW @ 64Gb/s	199mW @64Gb/s	450mW @60Gb/s
Power (PLL+Clock Distribution) per channel	115mW @ 64Gb/s	N/A	
TX Amplitude (No EQ, diff-pp)	800mV	850mV	500mV
Wide-band TX Jitter (Clock Pattern)	RJ-rms=150fs PJ-pp=200fs DCD=30fs	Not reported	Not reported (narrow-band rms=461fs from 1kHz to 20MHz)
TX Jitter (PRBS)	PJ=600fs ISI=2.8ps	Not reported	Not reported


- Power 0(200 mW) for 64 Gbit/s, about 1.6 Gevents
- Take 1 cm², 50 μm x 50 μm: 5 μW/pixel
- Power likely to be dominated by data transfer

Single sample timing



- Timing pulse provided by a discriminator
- Leading edge or zero crossing (CFD)
- Simple and compact electronics
- Suitable for highly pixellated detectors
- Can be used to measure also charge

Multiple sample timing




- Waveform sampling
- Many opportunities for DSP
- Data throughput is an issue
- Higher power/lower density

H. Wang, F. F. Dai **A 14-Bit, 1-ps resolution, two-step ring and 2D Vernier TDC in 130nm CMOS technology**
ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference

TABLE I. TDCs PERFORMANCE COMPARISON

	VLSI 14 [7]	ISSCC 15 [8]	ISSCC 16 [9]	CICC 17 [2]	ISSCC 17 [1]	This work
Topology	Cyclic	Stochastic	SS-ADC	2D Vernier	SAR-ADC	Ring+2D Vernier
Process	28nm	14nm	65nm	45nm	14nm	130nm
NoB	12	10	6.1	8	7	14
ENoB ⁽¹⁾	9.74	8.28	5.76	7.58	3.68	13.2
Resolution	0.63ps	1.17ps	6ps	1.25ps	0.2ps	1.0ps
ER ⁽²⁾	3.15ps	3.85ps	7.60ps	1.67ps	2ps ⁽⁴⁾	1.74ps
Speed [MHz]	10	100	40	80	26	10
DNL [LSB]/[ps]	0.5/0.32	0.8/0.94	---/---	0.25/0.31	---/---	0.41/0.41
INL [LSB]/[ps]	3.8/2.39	2.3/2.7	0.27/1.6	0.34/0.4	9/1.8	0.79/0.79
Power [mW]	0.82	0.78	0.36	0.33	---	2.4
FoM ⁽³⁾	0.02	0.01	0.13	0.02	---	0.02


1. $ENoB = NoB - \log_2(INL+1)$.
2. Effective Resolution (ER) = Resolution $\times 2^{(NoB - ENoB)}$.
3. FoM = Power / ($2^{NoB} \times F_s$) [pJ / conv-step].
4. calculated based on in-band phase noise. $PN = 10\log(N^2(2\pi f_r)^2 t_{res}^2 / 12 / f_r)$.



- TDCs now hitting the **ps** barrier
- Much **progress** thanks to **ADPLL**
- **Many** possible **topologies**

- TDCs **not the limiting component** in high resolution timing systems

Timing jitter








$$\sigma_t = \frac{\sigma_n}{\frac{dV}{dt}} \approx \frac{v_n}{\sqrt{2t_a}} \frac{C_d}{Q_{in}} \sqrt{t_a^2 + t_d^2} = \frac{v_n C_d}{Q_{in}} \sqrt{t_d}$$

Eg: $g_m=30 \mu\text{S}$, $C_d=100 \text{ fF}$, $Q_{in}=1 \text{ fC}$, $t_d=5 \text{ ns}$
 $\sigma_t= 117 \text{ ps}$

- Q/C very important also for **good timing!**


Time walk







- Pulse shape variations affect timing
- Detector and front-end co-design to predict reasonably timing performance

Constant fraction?





$$t_{zc} = \frac{t_d}{1-f}$$



$$t_{zc} = \frac{t_d e^{\frac{t_d}{\tau}}}{e^{\frac{t_d}{\tau}} - f}$$



A 64-Gb/s 1.4-pJ/b NRZ Optical Receiver Data-Path in 14-nm CMOS FinFET

Ilter Ozkaya, *Student Member, IEEE*, Alessandro Cevrero, *Member, IEEE*,
Pier Andrea Francese, *Senior Member, IEEE*, Christian Menolfi, *Member, IEEE*,
Thomas Morf, *Senior Member, IEEE*, Matthias Brändli, Daniel M. Kuchta, *Senior Member, IEEE*,
Lukas Kull, *Senior Member, IEEE*, Christian W. Baks, Jonathan E. Proesel, *Senior Member, IEEE*,
Marcel Kossel, *Senior Member, IEEE*, Danny Luu, *Student Member, IEEE*,
Benjamin G. Lee, *Senior Member, IEEE*, Fuad E. Doany, Mounir Meghelli, *Member, IEEE*,
Yusuf Leblebici, *Fellow, IEEE*, and Thomas Toifl, *Senior Member, IEEE*







$$\frac{C_{i1}}{C_{i2}} = \frac{gm_p}{gm_n} = \frac{C_{o1}}{C_{o2}}$$


IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 52, NO. 12, DECEMBER 2017

A 64-Gb/s 1.4-pJ/b NRZ Optical Receiver
Data-Path in 14-nm CMOS FinFET





- Power $O(10 \text{ mW})$ for 100 fF input capacitance

- No gain zone between pixel





- Homogeneous gain layer
- Small pixels





- Timing front-end ASIC: 1024 channels, 4096 TDC, 20 Gbit/s output bandwidth
- Technology 110 nm CMOS
- Pixel size 400 μm \times 400 μm
- TDC binning 20 \div 100 ps, DNL %
- Overall system jitter \approx 30 ps r.m.s.



- Best achievable performance often compromised by system-level issues
- Verification, verification, verification

This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination.

IEEE JOURNAL OF SOLID-STATE CIRCUITS

1

A 12-bit 150-MS/s Sub-Radix-3 SAR ADC With Switching Miller Capacitance Reduction


Kwuang-Han Chang¹, Member, IEEE, and Chih-Cheng Hsieh, Member, IEEE

COMPARISON TABLE OF THE STATE-OF-THE-ART ADCs

	[25] Tseng, JSSC 2016		[8] Lin, TCASI 2016	[4] Hong, JSSC 2015	[9] Zhou, JSSC 2015	[10] Mathew, VLSI 2015	[26] Tsai, JSSC 2015	This work
Architecture	SAR		Pipelined-SAR (2-ch)	Pipelined	Two-step SAR	Flash-TDC SAR	SAR	SAR
Technology	28 nm		65 nm	65 nm	40 nm	45 nm	28 nm	40 nm
Supply Voltage	1.2V/1.1V		1.0 V	1.2 V	1.1 V	0.85 V	1.0 V	0.9 V
Resolution	12 bit		12 bit	12 bit	12 bit	12 bit	10 bit	12 bit
Sampling Rate	104 MS/s		210 MS/s	250 MS/s	160 MS/s	200 MS/s	240 MS/s	150 MS/s
SNDR @ peak (dB)	60.5*	63**	63.4	67.0	66.5	68.5	57.1	61.7
SFDR @ peak (dB)	76*	N/A**	77.5	84.6	85.9	N/A	73	74.4
SNDR @ Nyq (dB)	45*	N/A**	60.1	65.7	65.3	68.0	53	56.2
SFDR @ Nyq (dB)	52*	N/A**	74.8	79.0	86.9	N/A	63	63.5
DNL (LSB)	< 0.5		-0.57 / +0.66	-0.86 / +0.52	N/A	-0.60 / +0.40	+0.45 / -0.23	-0.91 / +1.77
INL (LSB)	< 1.1		-0.68 / +1.45	-0.90 / +1.08	N/A	-0.90 / +0.80	+0.55 / -0.45	-2.63 / +2.95
Power (mW)	3.06*	0.88**	49.7	5.3	4.96	3.4	0.68	1.5
FoM _w @ peak (fJ/conv.-step)	34*	7.3**	20.9	108.5	17.7	7.9	4.8	10.3
FoM _w @ Nyq (fJ/conv.-step)	203*	N/A**	30.3	126.8	20.7	8	7.8	18.9
Core Area (mm ²)	0.024*	0.003**	0.594	0.48	0.042	0.06	0.003	0.04

* : ADC+Ref+Buf




** : ADC only




K. Swientek

The SALT, a 128-Channel Readout ASIC for Upstream Tracker in the Upgraded LHCb Experiment


<https://indico.cern.ch/event/608587/contributions/2614090/>



- 6 bit ADC
- designed for LHCb upgrade
- 128 channels



- Part of a pixel front-end demonstrator chip
- INFN project **CHIPIX65**, funded by INFN R&D committee
- Fully **compatible** with **HL-LHC** specifications (**50 um x 50 um** pixels)
- Full regional logic, two different front-ends (synch and asynch)
- Synchronous front-end with:
 - Dynamic offset compensation (no calibration DACs)
 - Fast charge digitisation with **ToT**
- Front-end size: **35 um x 35 um**













Figure 1. Block diagram of the Microplex circuit

- **First** front-end electronics for radiation detectors based on **switched-capacitor** circuits
- Maximum **charge stored** in a transistor in **65 nm** about **5%** of that of a **350 nm**
- Charge injection greatly **reduced**
- Advanced **isolation** features










- Oscillation frequency: 320 MHz, but could be significantly higher ($\gg 1$ GHz)
- Power primarily depends on number of cycles
- Number of bits primarily depends on data storage
- Mostly digital, good for scaling






ToT frequency vs radiation






- Some degradation, but still functional after 600 Mrad



- One of three front-end concepts tested in the [RD53A](#) chip




Fully depleted MAPS



Sensors with Embedded Electronics Design (SEED)


Supported by INFN R&D Committee

Analog in-pixel electronics




- Analog gain = $1/C_f$
- Analog buffer based on a switched op amp amplifier → high dynamic range
- The calibration system: test pulse injection and baseline regulation


Calibration









CSA



Analog buffer















- Several test structures with different guard-ring design
- Inversion layer may compromise guard-rings
- Can be partially cured with irradiation
- Cause understood and fixed in the next release just delivered by the foundry

Non-depleted matrix






Fully depleted matrix







- In full depletion, total matrix capacitance is **2.7 pF**
- I-V curve: few nA up to **180 V**
- Maximum voltage before breakdown **240 V**




CMIV distribution




CMIV 2D MAP




All sectors







More samples





- Good separation between analog and digital circuits

Unfocused pulse





5.1 A Back-Illuminated Global-Shutter CMOS Image Sensor with Pixel-Parallel 14b Subthreshold ADC

Masaki Sakakibara¹, Koji Ogawa¹, Shin Sakai¹, Yasuhisa Tochigi¹, Katsumi Honda¹, Hidekazu Kikuchi¹, Takuya Wada¹, Yasunobu Kamikubo¹, Tsukasa Miura¹, Masahiko Nakamizo¹, Naoki Jyo², Ryo Hayashibara², Yohei Furukawa³, Shinya Miyata³, Satoshi Yamamoto¹, Yoshiyuki Ota¹, Hirotsugu Takahashi¹, Tadayuki Taura¹, Yusuke Oike¹, Keiji Tatani¹, Takashi Nagano¹, Takayuki Ezaki¹, Teruo Hirayama¹

¹Sony Semiconductor Solutions, Atsugi, Japan

²Sony Semiconductor Manufacturing, Kumamoto, Japan

³Sony LSI Design, Fukuoka, Japan



- CMOS sensors for tracking are making very good progress
 - 2-layer devices for high-density, high-speed environments
 - 1-layer sensor for outer layers
- Power likely to be limited by data transfer
- Very good perspective for timing trackers...but devil is the details