# Al on chip – Algorithm to Accelerator Farah Fahim - Fermilab

20200730

**Contributors** Fermilab: Nhan Tran, Christian Herwig, Jim Hirschauer Northwestern University: Seda Memik, Yingyi Luo, Manuel Valentin Columbia University: Giuseppe DiGuglielmo

## New Paradigm for ASIC Development: Physics Driven Hardware Co-design



### Autoencoder: Reconfigurable data compression

- Enable edge compute : Data compression of detector output using deep neural networks
- Programmable and Reconfigurable: ability to update weights based on real-time feedback (ms)
- Training **adaptable** to changing detector conditions (pileup), different geometries, lost channels, etc.
- Unsupervised learning (2.375nJ/inference, every 25ns, 15x compression, < 4mm<sup>2</sup>)



### **Optimization / Design Space exploration**

Report: General	- [ 🏃 🗙 🏨 🥅 🗐					
Solution 🛆	Latency Cycles	Latency Time	Throughput Cycles	Throughput Time	Slack	Total Area
💼 solution.v1 (164)						
econ_4x4_d16.v1 (extract)	1	25.00	1	25.00	13.61	1116589.46
econ_4x4_d16.v2 (extract)	4	100.00	2	50.00	7.54	802319.52
econ_4x4_d16.v3 (extract)	6	150.00	4	100.00	0.47	591675.33





Synergistic Applications Al on edge to Al in pixel

- Power consumption ~ 1pJ/bit center to periphery ( ~ 5mm): routing capacitance
  - Why not do local calculations???
- Feature extraction and data compressio
- Hardware driven co-design of algorithm





### Towards heterogenous system on-chip



Electronic – Photonic Integrated Solution ?

Integrated memory for inmemory compute