## **ECON ASICs**

Jim Hirschauer





10 Aug 2020

## **ECON-T** status

- Submission goal: September has been plan since ~June, and October is drop dead date.
- Verilog (Ralph) is ~100% complete including major iteration with top-level place-and-route (Chinar) in July
- Block level synthesis / place-and-route (Alpana) is more streamlined
  - working to catch up with final verilog changes in late July.
- Top-level synthesis / place-and-route (Chinar) is progressing well
  - major effort to converge (iteratively) with Ralph on chip hierarchy in July
  - converging on floor plan, placement of I/O, power ring (with Davide)
- Verification (Hoff, Gingu)
  - ~finished incorporating July verilog changes into top-level UVM framework
    - Need additional Hoff effort in August to get i2c and eRx data flowing
  - major contributions from Danny Noonan (Florida Tech) are saving significant effort
- PLL (Xiaoran)
  - realized technical challenge in transferring 6-layer lpGBT design to 9-layer ECON-T
  - Because of 50% time in July, still requires ~5 weeks @ 100% effort to complete → threatening October submission

July/Aug: Received 50-60% both Future: Need 100% of Xiaoran

	June	Jun 29 - Jul 6		July 13-19			Aug 03 - Aug 09	Aug 17-23	Aug 24-30
Hoff	~60% FTE	19 hrs	17 hrs	25 hrs	26 hrs	31 hrs	~50% FTE	25%	
Xiaoran	~75% FTE	28 hrs	32 hrs	26 hrs	20 hrs	20 hrs	~50% FTE	100%	

## **ECON-T** status

	Mar	Apr	May	June
Xiaoran	32	36	34	34

Xiaoran averaged 75-85% FTE on ECON since starting at Fermilab in March - I can't see total, so I don't know denominator.