

# DUNE Timing System-Single Phase Test Results

J. Brooke, D. Cussans, S. Paramesvaran, S. Trilov

July 2020

## Contents

<b>Contents</b>	<b>1</b>
<b>1 Introduction</b>	<b>1</b>
<b>2 Integration tests</b>	<b>1</b>
2.1 $\mu$ TCA crate-AFC . . . . .	2
2.2 AFC-Timing FMC . . . . .	2
<b>3 Functionality tests</b>	<b>2</b>
3.1 Fixed-length message synchronisation . . . . .	2
3.2 Endpoint clock characterisation . . . . .	3
<b>4 Conclusion</b>	<b>4</b>
<b>Glossary</b>	<b>6</b>

## 1 Introduction

This document describes the results from the first steps taken to prototype the DUNE Timing System-Single Phase (DTS-SP) [3], as well as functionality tests carried out with the ProtoDUNE-Single-Phase (SP) Run I timing system.

## 2 Integration tests

As part of the DTS-SP prototyping process, a Schroff 11890-170 Micro Telecommunications Computing Architecture ( $\mu$ TCA) crate, and an AMC FMC Carrier (AFC) board [2] were purchased. The AFC is being considered to be the advanced mezzanine card (AMC) which hosts the Fibre Interface Board (FIB). The two units were operated together, and the existing timing FPGA Mezzanine Card (FMC) was used to start assessing AFC's suitability as a fan-out AMC.

## 25 **2.1 $\mu$ TCA crate-AFC**

26 The following operations were successfully tested with the  $\mu$ TCA crate and the AFC.

- 27 • remote programming of AFC FPGA
- 28 • configuration of AFC clock routing circuitry using Intelligent Platform Management Interface  
29 (IPMI) commands
- 30 • configuration of AFC on-board oscillator using IPMI commands

## 31 **2.2 AFC-Timing FMC**

32 The timing FMC, in endpoint mode, acts as a downstream/upstream timing link via a Small  
33 Form-Factor Pluggable (SFP) transceiver, and recovers the clock from the data-stream using a  
34 Clock Data Recovery (CDR) IC. The existing timing endpoint firmware was ported over to the  
35 AFC, and the following operations were successfully tested.

- 36 • IPBus communication over Ethernet (routed via the crate controller) with the AFC FPGA
- 37 • establishment of stable downlink between timing master and endpoint, i.e. successful trans-  
38 mission of commands and timestamp from master to endpoint
- 39 • establishment of stable uplink between timing master and endpoint, i.e. successful transmis-  
40 sion of commands from endpoint to master

## 41 **3 Functionality tests**

42 This section describes tests which were performed using the hardware developed for the ProtoDUNE-  
43 SP Run I timing system. Performing these tests with the ProtoDUNE-SP Run I hardware serves to  
44 inform and refine the test procedure for the eventual tests with DTS-SP hardware. The setup for  
45 these tests consists of a timing master unit, physically realised using an AIDA 2020 TLU [1]. The  
46 master unit generates the 50 MHz (frequency used at ProtoDUNE-SP Run I) clock and timestamp,  
47 and encodes them in a 8b/10b data-stream, which is clocked at 250 MHz. The data-stream is sent  
48 to two endpoints using single-mode optical fibres, and a passive optical splitter. One endpoint  
49 was connected to the optical splitter with a 2 m fibre, whereas the other used a 120 m fibre. The  
50 endpoint connected with the 2 m fibre will be referred to as "endpoint 1", whereas the 120m fibre  
51 endpoint will be referred to as "endpoint 2". The endpoint hardware consist of a timing FMC  
52 hosted by an Enclustra base board (PM3), with an AX3 FPGA module.

### 53 **3.1 Fixed-length message synchronisation**

54 A modified firmware version of the endpoint firmware was used for this test, where an electrical  
55 pulse is emitted at the receipt of a particular timing command. The time difference between the  
56 two pulses was measured before and after the endpoints were aligned. The alignment procedure  
57 consisted of applying a delay to the endpoint with the shorter fibre, so that timing commands from

58 the master reach the two endpoints at the same time. In the current version of the firmware, the  
59 delay can be applied in units of 50 MHz clock ticks, i.e. 20 ns.

60 The time difference between the pulses emitted from the endpoints, before they were aligned was  
61 measured to be 579 ns, see figure 1. This is consistent with a path length difference of 118 m, as  
62 1 m of fibre introduces approximately 4.9 ns of delay,  $118 * 4.9 = 578.2$  ns.




Figure 1: A screenshot of the oscilloscope output showing the arrival time of the two electrical pulses from the two unaligned endpoints. The red signal is from endpoint 1, and the blue signal from endpoint 2.

63 To align the endpoints, a delay of 28 clock ticks, i.e. 580 ns, was applied to endpoint 1. The  
64 time difference between the pulses with the delay applied was measured to be 19 ns, as would be  
65 expected, see figure 2.

66 The firmware which will be developed for DTS-SP will be capable of finer-grain delay adjustment,  
67 where delays will be applied in ticks of the 62.5 MHz (the DUNE clock frequency) clock, as well  
68 as in ticks of the IO clock, which runs at 312.5 MHz.

### 69 3.2 Endpoint clock charecterisation

70 The synchronisation of timestamp and fixed-length messages between endpoints relies on the clock  
71 edges at endpoints being aligned, as well as the overall effective path length. The alignment of  
72 the clocks coming from the two endpoints were studied, where the difference in arrival time of the  
73 clock edges and cycle-to-cycle jitter were studied. The time difference between clock edges from  
74 the two endpoints was found to have a mean of 0.802 ns, and a standard deviation of 0.140 ns. A  
75 plot of the clock edges data is shown in figure 3.

76 Another factor which affects endpoint synchronisation is the cycle-to-cycle jitter of the clock used




Figure 2: A screenshot of the oscilloscope output showing the arrival time of the two electrical pulses from the two aligned endpoints. The red signal is from endpoint 1, and the blue signal from endpoint 2.

77 to increment the timestamp at the endpoints. Figure 4 shows the difference between consecutive  
 78 clock periods, where the mean and standard deviation were found to be -0.019 ns and 0.155 ns  
 79 respectively.

## 80 4 Conclusion

81 These preliminary tests demonstrate a part of the capability and performance which will be re-  
 82 quired from the DTS-SP in its role of synchronising components of the DUNE DAQ.




Figure 3: A plot of the difference in arrival time of the clock edges from the two endpoints.




Figure 4: A plot of the difference of consecutive clock periods.

## 83 Glossary

84 **AMC FMC Carrier (AFC)** Holds digitizing electronics and lives in  $\mu$ TCA crates. 1, 2

85 **advanced mezzanine card (AMC)** Holds digitizing electronics and lives in  $\mu$ TCA crates. 1, 6

86 **Fibre Interface Board (FIB)** interface to the timing endpoints. 1

87 **FPGA Mezzanine Card (FMC)** An ANSI/VITA (VMEbus International Trade Association)  
88 57.1 standard that defines I/O mezzanine modules with connection to an FPGA. Can be  
89 plugged into an AMC. 1, 2

90 **Intelligent Platform Management Interface (IPMI)** A set of computer interface specifica-  
91 tions for an autonomous computer subsystem management and monitoring. 2

92 **Small Form-Factor Pluggable (SFP)** A hot-pluggable transceiver for carrying Gigabit/s se-  
93 rial signals. The transport medium is usually an optical fiber. 2

94 **DUNE Timing System-Single Phase (DTS-SP)** A timing and synchronization system which  
95 will be developed and deployed at ProtoDUNE SP II, and eventually DUNE. It will distribute  
96 clock and synchronisations signal to SP detector modules only.. 1–4

97 **Single-Phase (SP)** Distinguishes one of the DUNE far detector technologies by the fact that it  
98 operates using argon in its liquid phase only . 1, 2

99 **Micro Telecommunications Computing Architecture ( $\mu$ TCA)** The computer architecture  
100 specification followed by the crates that house charge and light readout electronics in the  
101 dual-phase module. 1, 2, 6

## 102 References

- 103 [1] P. Baesso, D. Cussans, and J. Goldstein. “The AIDA-2020 TLU: a flexible trigger logic unit  
104 for test beam facilities”. In: *JINST* 14.09 (2019), P09019. DOI: 10.1088/1748-0221/14/09/  
105 P09019. arXiv: 2005.00310 [physics.ins-det].
- 106 [2] Brazilian Synchrotron Light Laboratory and Warsaw University of Technology. *AMC FMC*  
107 *Carrier (AFC)*. <https://www.ohwr.org/project/afc/wikis/home>.
- 108 [3] J. Brooke et al. *DUNE Timing System-Single Phase Design*. EDMS doc 2209895 v.2. URL:  
109 <https://edms.cern.ch/document/2209895/2>.