



Contribution ID: 154

Type: **not specified**

A scalable low-noise skipper-CCD readout ASIC in 65 nm LP CMOS

Thursday, 18 March 2021 14:40 (20 minutes)

The MIDNA application specific integrated circuit (ASIC) is a prototype cryogenic skipper-CCD readout chip fabricated in a 65 nm LP CMOS process and intended for the OSCURA dark matter detection project. The MIDNA ASIC integrates four front-end channels designed to interface with the 4000 skipper-CCDs for a 28 gigapixel camera for dark matter detection. Each channel is only 0.156 mm^2 and achieves an equivalent noise charge of $1 \text{ e}^{-\text{rms}}$ at $20 \mu\text{s}$ integration time in simulation. With the non-destructive readout capability of skipper CCDs, MIDNA and the skipper CCDs will be capable of $\text{sub-}e^{-\text{rms}}$ noise by averaging samples of each pixel and at the scale required by OSCURA. Each readout channel contains a pre-amplifier, a DC restorer, and a triple-phase integrator. The channel has four gain settings to maximize dynamic range for a variety of CCD charge gains. The minimum integration time is $1 \mu\text{s}$. The power consumption is 4.2 mW per channel. The linear dynamic range is 3000 $e^{-\text{rms}}$ in nominal gain. The temperature range is 84-120 Kelvin as required by the skipper CCD, and the input referred noise is less than $6 \text{ nV}/\sqrt{\text{Hz}}$ at 10 kHz.

Primary authors: ENGLAND, Troy (Fermilab); ALCALDE BESSIA, Fabricio (Consejo Nacional de Investigaciones Científicas y Técnicas); SUN, Hongzhi (Fermilab); BRAGA, Davide; LI, Shaorui (Fermilab); ESTRADA VIGIL, Juan (FNAL); FAHIM, Farah (FERMILAB); STEFANAZZI, Leandro (FNAL)

Presenter: ENGLAND, Troy (Fermilab)

Session Classification: Readout and ASIC

Track Classification: Readout & ASICs