4-Dimensional Trackers

27th January 2022

Contact Information:
Ryan Heller (rheller.fnal.gov)
Ariel Schwartzman (sch@slac.stanford.edu)

1 Introduction

Ariel Schwartzman, Ryan Heller, Valentina Maria Martina Cairo, Zhenyu Ye

Precision Timing information at the level of 10-30ps is a game changer for detectors at future collider experiments. For example, the ability to assign a time stamp with 30ps precision to particle tracks will allow to mitigate the impact of pileup at the High-Luminosity LHC (HL-LHC). With a time spread of the beam spot of approximately 180ps, a track time resolution of 30ps allows for a factor of 6 reduction in pileup.

Both ATLAS and CMS will incorporate dedicated fast-timing detector layers for the HL-LHC upgrade [1, 2]. Timing information will be even more important at future high energy, high luminosity hadron colliders with much higher levels of pileup. For example, one of the key challenges at a future 100 TeV p-p hadron collider will be the efficient reconstruction of charged particle tracks in an environment of unprecedented pileup density. A powerful way to address this challenge is by fully integrating timing with the 3-dimensional spatial information of pixel detectors. An integrated 4-dimensional tracker with track timing resolution at the levels of $\sim$10ps can drastically reduce the combinatorial challenge of track reconstruction at extremely high pileup densities [3].

While timing information will be critical to mitigate the impact of pileup, it is not the only way in which it will enhance the event reconstruction of future hadron and lepton colliders. Timing information offers completely new handles to detect and trigger on long-lived particles (LLP) [2, 4], expand the reach to search for new phenomena by providing new handles on the data [2], and enabling particle-ID capabilities for pion/kaon separation at low transverse momentum [2]. 4D devices with coarse timing capabilities at $\sim$ns level but with similar granularity as regular tracking devices at the other end of 4D phase space can complement the fast timing layers for an enhanced overall 4D tracking.

The optimal design of future 4D trackers will involve three key considerations: sensors with adequate spatial and time resolution, low power and low noise readout electronics, and overall detector layout, including material considerations. Significant research and development effort is required to understand how to best design 4D trackers and how all these aspects will impact physics performance.

The following sections describe specific considerations for the integration of timing within tracking detectors at various future collider detectors and upgrades of existing experiments.

1.1 Hadron colliders

Valentina Maria Martina Cairo, Ryan Heller, Jenni Ott

The High Luminosity phase of the LHC (HL-LHC), expected to start around 2029, will be the first collider where precision timing capabilities will be necessary in order to accurately reconstruct events. The HL-LHC will feature approximately 200 nearly simultaneous collisions each bunch crossing, dispersed over a few hundred picoseconds. To disentangle this complex environment, CMS and ATLAS are building precision timing layers that will timestamp each track with roughly 30 ps precision, enabling the separation of slightly out-of-time pileup tracks from the primary interaction. These timing detectors, the ATLAS High Granularity Timing Detector (HGTD) [1] and the CMS MIP Timing Detector (MTD) [2] in the forward regions will be based on novel Low Gain Avalanche Detectors (LGADs), thin silicon sensors with modest internal gain. Though these sensors provide precise time information, they can only achieve modest spatial segmentation of approximately 1 mm. Thus, the timing layers serve as precursors to true 4D trackers and as excellent first platforms for developing precision timing in collider environments.

The ATLAS and CMS trackers will also be upgraded to cope with the extreme conditions of the HL-LHC [5, 6]. Due to the high radiation dose in close proximity of the interaction point, the two innermost pixel layers of the ATLAS inner tracker (ITk) will need to be replaced during the course of the HL-LHC. The longer timescale of this replacement offers an additional opportunity to develop precision timing in the pixel layers as well, naturally complementing the HGTD in the forward region. Even a single pixel barrel layer with timing capabilities could afford a vast performance improvement and would also be a striking first demonstration of true 4D tracker. The pixel time resolution needed to substantially boost the ATLAS performance is still to be evaluated along with the impact of material introduced in the tracker, but detailed simulation studies are needed to evaluate the potential of such detector layout and eventually probe its feasibility.

The simplification provided by precision timing at the HL-LHC will have substantial impact for some of the most challenging and important physics analyses, including searches for Higgs pair production, measurement of missing energy, searches for long-lived particles, and particle identification (PID) in heavy ion collisions.

Beyond HL-LHC, one of the key challenges in the design of Future hadronic Circular Colliders (FCC-hh [7]) arises from a further increased number of pile-up events O(1000), almost an order of magnitude more than at the HL-LHC. Track-finding and identification of vertices based on traditional 3D algorithms will be extremely difficult, making a very clear case for the usage of 4D technology in all tracking layers. Timing information at each layer allows only associating hits that are consistent in time, which will dramatically reduce the complexity in the extreme occupancy environment.

One important question to answer is what timing resolution is needed for a collider like the FCC. A key metric used is the effective pileup, which represents the mean number of vertices coincident with the primary interaction that cannot be resolved based on the available spatial or timing information. As shown in Fig. 1, extreme timing resolution of 5 10 ps per track is essential to keep the effective pileup low and prevent the merging of unrelated vertices.

At the same time, the higher energies and luminosities typical of the FCC-hh pose very stringent constraints on the detector design itself, for instance on the radiation hardness of the silicon modules, limiting either the lifetime of the inner detector or the suitable detector technologies. In the layouts under study [7], the beampipe is taken to have a radius of 20 mm. At the radius of the innermost tracker layers, 25 mm, the radiation levels expected after 30 ab^1 are of the order of a dose of 0.4 GGy and a fluence of 6×10^{17} per cm^2 1 MeV neq . These are approximately 30 times (600 times) more intense than the environment at the HL-LHC (LHC). No existing tracker technologies



Figure 1: From Ref. [8]. An effective pile-up in the FCC-hh tracker. Several options of timing resolution per track in 3D vertexing are assumed: no timing (black), δ t = 25 ps (red) and δ t = 5 ps (blue). Several p_T values are shown: 1 GeV/c (solid), 5 GeV/c (dashed) and 10 GeV/c (dotted). For reference the effective pile-up for CMS Phase 2 layout, p_T = 1 GeV/c and nominal pile-up=140 is added.

can satisfy these requirements, and dedicated RD efforts targeting extreme timing resolutions and radiation hardness must be pursued.

1.2 e^+e^- colliders: ILC, CLIC, C^3 (?)

Valentina Maria Martina Cairo, Lucie Linssen

The usage of 4D tracking technology at e^+e^- colliders is subject to very different conditions compared to that of experiments at hadron machines: both the numbers of collisions per beam crossing and the radiation levels are orders of magnitude lower, but the physics measurements are normally targeting very high precision, imposing track parameter resolutions to be extremely good, thus requiring very low passive material in the vertexing and tracking detectors.

Most of the studies performed so far focus on the usage of time at the ns resolution level as part of the object reconstruction chain, while studies of potential applications of precision timing at the ps level are still to be further investigated in e^+e^- colliders. Both aspects will be summarised below.

The International Linear Collider (ILC) [9] is a proposed 20 km e^+e^- linear collider at the energy frontier, with a initial baseline center-of- mass energy of 250 GeV. Two detector concepts have been studied at the ILC: the Silicon Detector (SiD) and the International Large Detector (ILD).

SiD is a compact detector based on a powerful silicon pixel vertex detector, silicon tracking, silicon-tungsten electromagnetic calorimetry (ECAL) and highly segmented hadronic calorimetry (HCAL). SiD also incorporates a 5T solenoid, iron flux return, and a muon identification system. The choice of silicon detectors for tracking and vertexing ensures that SiD is robust with respect



Figure 2: From Ref. [10]. The time distribution of beam background hits in the SiD Vertex Detector Endcap.

to beam backgrounds or beam loss, provides superior charged-particle momentum resolution, and eliminates out-of-time tracks and backgrounds. The recent developments in fast-timing detectors could bring in improvements to the SiD layout, as described in Ref. [10]. Timing layers with resolutions at the level of the nanosecond could be used in the HCAL to help suppress backgrounds. Fig. 2 shows the timing distribution of the beam background hits displaying the collision and then with a clear separation the backgrounds hits from a back-splash from the forward instrumentation.

Better time resolutions would instead make it possible to exploit time-of-flight (TOF) for low-momentum particle identification (PID) if timing layers were added to the tracking system or in between the tracker and the ECAL. Fig. 3 shows that, in SiD, a TOF system with time resolution of 10 ps allows for PID up to a momenta of a few GeV.

The ILD concept has been designed as a multi-purpose detector for optimal particle-flow (PFA) performance. Its tracking systems differs from the SiD one: a high-precision vertex detector is followed by a hybrid tracking system, realised as a combination of silicon tracking with a time-projection chamber (TPC). The complete system, along with a calorimeter, is located inside a 3.5 T solenoid.

Particle identification in the ILD can be carried out by the TPC using dE/dx information but studies have been conducted [11] on the possibility of improving PID via a TOF system. As a proof of concept a possible TOF estimator is computed, which uses the first ten calorimeter hits in the ECAL that are closest to the straight line, resulting from extrapolation of the particle's momentum into the calorimeter, assuming an individual time resolution of 100 ps per hit. Fig. 4 shows the complementary between dE/dx and TOF information at the ILD.

The momentum range in which the particle identification using TOF is effective depends on the time resolution. More detailed studies [12] show that smaller time resolutions do boost the PID reach in the low momentum regime, but the momentum range covered via TOF for PID remains limited, as one can see in Fig. 5. Dedicated PID detectors would have to be installed to discriminate pions from kaons at high momenta and more information about related studies can be found in [**?**].

The Compact Linear Collider (CLIC) [13, 14] is another proposed e^+e^- machine featuring a



Figure 3: From Ref. [10]. Mass resolution for a time-of-flight system with a performance of 10 ps in SiD.



Figure 4: From Ref. [11]. Particle separation power for π/k and K/p based on the dE/dx measurement in the TPC and on a time-of-flight estimator from the first ten ECAL layers. The separation power obtained when the information from the two systems is combined is also shown.



Figure 5: From Ref. [12]. Separation power between kaons and pions as a function of momentum assuming different time resolutions for a time-of-flight system in ILD.

future multi-TeV collider.

The CLICdet detector concept is derived from the ILC detector concepts, adapted to the higher energies and background conditions at CLIC. A fully silicon-based tracking system is foreseen. Bunch trains at CLIC occur at a rate of 50 Hz, with each bunch train comprising 312 bunch crossing separated by 0.5 ns. Triggerless readout once per bunch train is foreseen. To ensure low occupancies, e.g. the required maximum pixel size in the vertex detector is 25x25 μm^2. The timing requirements at CLIC are driven by the levels to which the background degrades the physics performance of the detector. Low occupancies allow for efficient track reconstruction. Accurate track information is used in the subsequent particle-flow reconstruction step, where all charge and neutral particles are reconstructed, including particles from beam-induced background. By requiring a hit-time resolution below 5 ns for the vertex and tracking detectors, and 1 ns resolution for calorimeter hits, all the particle-flow objects have sub-ns time resolution (see Section 2.5 in Ref. [13]). This information is used to remove particles from beam-induced background via momentum and timing cuts as a function of the angular region and of the particle type. As a result, CLIC physics performance is essentially preserved at all foreseen centre-of-mass energies.

Dedicated 4D tracking studies with ps-level resolution in some of the tracking layers have not yet been performed in CLIC. It has to be noted though that CLIC assumes to run at 380 GeV and above, thus the impact of fast timing in a TOF system is expected to have less added value for CLIC than for e^+e^- collisions at lower centre-of-mass energies.

1.3 Muon Collider

Hannsjörg Weber, Sergo Jindariani

Experiments at muon colliders have huge potential. A muon collider as a Higgs factory might allow to directly measure the mass and width of the Higgs boson at highest precision [15]. On the other hand, muon colliders have a potential to achieve collision energies of tens of TeV with a

relatively small size for a collider ring, thus reaching way further than e^+e^- colliders and having a physics reach on-par with hadron colliders with hundreds of TeV in collision energy [16]. The current timeline to complete the accelerator R&D and be ready for the construction of a muon collider is estimated to be earliest in the latter part of the 2030s [17].

The major challenge for a muon collider experiment is that muons are unstable particles and naturally decay. The decaying muons within the colliding beams will create, for each beam crossing, a spray of hundreds of million particles entering a muon collider experiment. Out of those, an order of a million particles is charged. This multiplicity of particles entering the detector volume is expected after the muon collider experiment has already been shielded by so-called nozzles in the forward region, blocking the volume of $|\eta| \lesssim 2.5$. The background induced by these particles is commonly referred to as the beam-induced background (BIB) [18]. The BIB primarily consists of low energy photons and neutrons with a small fraction of charged hadrons, muons and electrons also present.

The presence of the BIB puts stringent requirements on a tracking detector. Firstly, the high number of particles entering the detector region leads to high levels of radiation and thus detectors need to be radiation hard, similarly to the detectors at hadron colliders. Secondly, hits produced by the BIB particles complicate data readout and make track reconstruction at the muon collider a very challenging task.

Yet, as the decay of muons is a stochastic process, several advantageous design aspects for tracking detectors can be thought of to suppress the impact of the BIB. Most of the BIB particles enter the detector from the two forward regions and do not originate in the collision area. Precise timing of detector hits would be able to reduce the BIB by a large fraction as we only need to consider hits consistent with the collision time. Furthermore, if timing of the hits can be correlated among adjacent layers of a tracking detector, a further filtering can be done by only considering hits consistent with being produced by the same particle. Initial studies indicate that single hit resolutions of 20-30 ps are sufficient to reduce the BIB to a manageable level. Additional suppression can be achieved if the tracker can obtain directional information, as for example is being done with the p_{T} modules of the CMS outer tracker upgrade for the HL-LHC [19]. Besides the requirements of precise timing and directionality, also a high spatial resolution is needed to achieve a low detector occupancy. Simulation studies show that small pixels at a size of about $(25\,\mu\mathrm{m})^2$ are needed at the innermost layers of a tracking detector while even at the outermost layers strips with length of at most few cm are required [20].

These requirements on small pixels/strips with precise timing and directional information will allow to not only handle the BIB, but will also enable a muon collider experiment to take high quality data for precision measurements and searches for new physics at highest energies [21]. Therefore, there is a high need of R&D efforts towards 4D (and 5D) tracking within the muon collider community.

1.4 Electron Ion Collider

Zhenyu Ye

The Electron-Ion Collider (EIC) [1] is a new accelerator facility to be built at Brookhaven National Laboratory in the United States. In 2031, the machine will begin colliding high-energy electron beams with high-energy proton and ion beams to study the spatial and spin structure of nucleons and nuclei. Due to the small ep and eA cross-sections, the collision rate at the EIC will be 500 kHz or less with a total particle production rate of about 4 million per second. Therefore, the requirement on the irradiation tolerance and occupancy of the detectors at the EIC will be considerably relaxed than those at the hadron colliders.

AC-coupled LGADs have been widely included in the submitted EIC detector proposals. In the barrel (endcap) region, precise timing and spatial information will be provided by single (double) layer of AC-LGADs for particle identification and track reconstruction, while in the far-forward (p/A-going) direction, AC-LGADs will be used to detect high-momentum hadrons near the beam line. These detectors need to provide a single hit timing resolution better than 30 *ps* and depending on the location a single hit spatial resolution between 15 to 150 μm. The detector designs need to incorporate low material budgets, e.g., $\sim 1\%$ X_0 per layer in the barrel region. These impose a great challenge to the performance of AC-LGAD sensors, front-end readout ASIC, off-detector electronics, as well as the mechanical and cooling system design. A R&D project has been established to develop a common approach for these detectors so that they can share the same design to the extent possible.

[1] Science Requirements and Detector Concepts for the Electron-Ion Collider: EIC Yellow Report, BNL-220990-2021-FORE, JLAB-PHY-21-3198, LA-UR-21-20953, arXiv:2103.05419 (2021).

2 Sensor technologies

Simone Mazza, Ryan Heller, Ron Lipton, Gabriele Giacomini, Doug Berry, Jennifer Ott, Valentina Maria Martina Cairo

2.1 Advanced LGAD designs

LGADs, AC-LGADs, Trench-isolated LGADs, Buried Gain LGADs, Deep Junction LGADs, 3D

The most prominent class of 4D sensors proposed for future trackers are based on an evolution from Low-Gain Avalanche Diode sensors developed for the HL-LHC. LGADs are thin silicon sensors with modest ($\tilde{5}$-50) intrinsic gain provided by a moderately doped p+ multiplication layer, and achieve 30 ps or better time resolution. Standard LGADs, however, feature mm scale pads and rely on Junction Termination Extensions to interrupt the gain layer between channels, which introduces inactive regions. As a result, LGADs cannot be simply miniaturized to a pitch appropriate for tracking. Several sensor concepts have been proposed and demonstrated to make LGAD sensors suitable for tracking, in addition to providing excellent timing resolution. In the following sections several innovative LGAD designs to achieve high granularity will be introduced.

2.1.1 AC-coupled LGADs

Ryan: Move some of description from general section here, add some test beam results. Simone: I had a stab at it, please check

The most advanced high granularity LGAD design so far is the AC-coupled LGAD (AC-LGAD). In contrast to standard LGADs, AC-LGADs feature a continuous gain layer and a more resistive n+ surface layer. The signal is capacitively (AC-) coupled over the equally continuous dielectric to the metal readout electrodes. Because the gain layer is uninterrupted, AC-LGADs achieve a fill factor of 100%, and electrodes can be designed with smaller pitch and size than standard LGADs. A key feature of AC-LGADs, brought on by the common gain and n+ layer, is the signal sharing between electrodes, which can be used to obtain position measurements with resolution much smaller than (bin size)/$\sqrt{12}$. Hence, one major advantage of AC-LGADs is that they can obtain the spatial resolution necessary for future colliders with a coarser pitch and thus a reduced number of readout channels.

Recent test beam measurements have demonstrated that AC-LGADs can achieve simultaneous 30 ps and 5 µm resolution with strips of pitch 100-200 µm [22]. This spatial resolution represents a factor of 5-10 improvement beyond what would be obtained in binary readout, thanks to the sharing

of signals between adjacent channels. Other studies have demonstrated similar performance [23] [24].

Simone/Jenni: add some UCSC laser results and simulations, non conventional geometry.

AC-LGADs have several parameters that can be tuned to optimize the sensor response to the specific application. The geometry of the electrodes in terms of pitch and pad dimension is the most important one, however also the n+ sheet resistivity and the thickness of the dielectric between n+ and metal electrodes influence the charge sharing mechanism, as well as signal characteristics such as the undershoot (recovery to baseline) after a signal. All of the AC-LGAD parameters affect the final performance of the sensor, therefore it is necessary to balance these properties to achieve the best timing and spatial resolution with respect to the channel density and occupancy.

For optimizing the sensor design in terms of the abovementioned parameters, simulation with TCAD software, such as Silvaco or Synopsys Sentaurus, is an important tool. On the other hand, experimental data from prototype sensors serves as a vital input to simulation models in order for them to provide a good representation of the observed sensor performance, and have predictive power for future devices.

As neither the gain layer, n+ layer nor dielectric have significant underlying structure, it is possible to arrange the metal of the AC-LGAD readout electrodes in any desired shape and size. This allows to optimize the electrode geometry to tune the charge sharing to the specific application. For example, circular or cross-shaped metal electrodes, instead of squares, could further improve position resolution through the utilization of advanced reconstruction algorithms. Electrodes can also be arranged on a triangular grid, instead of square or rectangular alignment, to further enhance charge sharing. Furthermore, electrodes can be shaped to have different charge sharing in the X and Y direction (e.g. micro-strips) to optimize the channel density to the sensor resolution in both directions. A recent sensor production by FBK allows systematic evaluation of various electrode patterns and geometries.Another proof of principle to obtain different metal electrode geometries, featuring a modification process of metal electrodes executed at BNL, was made [25]. The procedure was successful, showing that the top metal geometry of AC-LGADs can be modified. Thus, a universal metal design could be produced and subsequently etched to meet the requirements of any specific application.

2.1.2 Buried Layer LGADs

Radiation campaigns showed that LGADs with deep and narrow gain layers are radiation harder than LGADs featuring shallower and broader gain layers. Gain layers are generally obtained by means of ion implantations which can implant boron at a maximum depth of about 2 μm using very high and not easily available implantation energies. Furthermore, deeper implants are generally broader than shallower implants. A way to circumvent the problem, at the expense of a complication in the process, is to implant the boron layer at low energy and then to bury it under a few microns of epitaxial layer, obtaining in this way a deep and narrow gain layer (if high thermal cycles are avoided in the subsequent process. The method can be applied to either standard DC-coupled LGADs or AC-LGADs. A first fabrication has been completed but suffered from a high leakage current due to a poor epitaxial deposition. Another fabrication is on-going.

2.1.3 Trench-insulated LGADs

FBK group

A way to avoid AC-LGADs and still have a high fill-factor in fine-pitch devices is to use narrow

trenches, filled with insulator, to separate the pixels (or strips). The deployment of such trenches all around the electrodes allows to get rid of the JTE, to bring the gain layer closer to the edge of the n-plus implants, and to bring the pixels close together. Dead areas of a few microns have been demonstrated in the first FBK prototype productions [26].

2.1.4 Double Sided LGADs for 5D Tracking

The Double Sided LGAD (DS-LGAD) adds a readout layer to the p-side of the LGAD structure. This allows for double-sided readout with the p side reading out the slower-drifting holes. For a device with the bulk thickness large compared to the pixel pitch the p-side readout can function as a mini time projection chamber with the drift time providing information on the depth of origin of the charge cloud. The signal p-side collects two components, holes from the primary ionization followed by the larger number of holes generated at the gain layer. This provides a unique signature of the pattern of charge deposit within the device (figure AAAA). The fast rise signal can be read by a large area cathode, limiting the number of complex, power hungry fast amplifiers and digitizers. The p-side provides a large, slower signals that can be read out with electronics with lower complexity and power consumption.

The characteristics of the thick ($> 5 \times pitch$) DS-LGAD are sensitive to the interplay between the device thickness, gain layer location and doping, and the applied voltage. In a buried layer device the depth and doping of the gain layer sets the operating point and the drift field. These can be tuned to achieve the required characteristics. Diffusion width and time of arrival of the holes from gain layer amplification can then be used to provide excellent position and good track angle resolution. Operation will be a compromise as these thicker devices will have worse time resolution than thin LGADs and may be more sensitive to radiation effects on doping levels.

2.1.5 Deep-Junction LGADs

Simone (UCSC)

The "Deep-Junction LGAD" (DJ-LGAD) [27] is a new approach to the application of controlled impact-ionization gain within a silicon diode sensor. The term "deep-junction" arises from the use of a p-n semiconductor junction buried several microns below the surface of the device. The buried junction is formed by abutting thin, highly-doped p+ and n+ layers, with the doping density chosen to create electric fields large enough to generate impact ionization gain in the narrow buried junction region. Additionally, the doping densities chosen for the p+ and n+ layers are balanced so that when the sensor is fully depleted, the electric field outside of the junction region, while large enough to saturate the carrier drift velocity, is significantly less than that require to create impact ionization gain. This preserves the electrostatic stability at the segmented surface of the detector, thus in principle permitting the production of DC-coupled LGADs with arbitrarily fine granularity. No JTE structure is required for a DJ-LGAD array, as the buried gain layer ensures a uniform gain performance across channels. The DJ-LGAD approach is seen to hold significant promise towards the development of a highly-pixellated DC-coupled silicon diode sensor with substantial internal gain and precise temporal resolution.

2.1.6 Thin LGADs

Simone (UCSC)

Thin sensors can be a useful technology to apply in very high radiation environment [28, 29]. In the late years a saturation of the charge trapping effect in silicon was observed [30]. However at a fluence of $10^{17} - 10^{18}$ a standard 300 um silicon detector would still need several thousand

volts to deplete. For a thin sensor instead the full depletion at very high fluence can happen at much lower voltages: 500 V of full depletion for a 50 um sensor at 10^{17}. The collected charge for thin sensors, however, would be too small to be efficiently detected by readout electronics. Thin LGADs can be used thanks to the intrinsic charge multiplication, it was shown that sufficient gain is observed until a few 10^{15} for time resolution measurements purposes but less gain is necessary for hit detection only. Furthermore at high fluences gain in the bulk "p" region of the sensor can be activated by increasing the bias voltage applied to the sensor. These statements gives an indication of the radiation hardness properties of thin LGADs even at extreme fluences for hit detection. An example of extreme fluence would be a tracking system very close to the interaction point in future hadron colliders.

2.2 3D silicon sensors

Adriano Lai

Since their introduction in 1997 [31], sensors with three-dimensional electrodes (3D silicon sensors) have been widely consolidated, being presently used in LHC experiments (CMS-PPS [32], ATLAS-IBL [33]). Such sensors are characterised by cylindrical electrodes, penetrating the bulk material, perpendicularly to the surface. 3D sensors with cylindrical electrodes have shown to maintain high performance up to fluence close to 10^{17} 1 MeV neq/cm^2 [34,35]. The specific structure of 3D sensors decouples the charge carrier drift distance from the sensor thickness. This allows reduced inter-electrode spacing, thus minimising the probability of charge trapping by defects generated by radiation. The geometry of 3D sensors is also very beneficial in terms of timing performance. Very short collection times can be achieved without reducing the substrate thickness, thus preserving the signal amplitude. The fact that the charge carriers are collected perpendicularly to the sensor thickness minimises time uncertainties due to nonuniform ionisation density, delta rays and charge carrier diffusion. Moreover, the vertical geometry of the electrodes allows a large margin of choice in defining the pixel layout and the structure of the sensitive volume. This property can be exploited in minimising unevenness in the electric field and increasing the uniformity in signal response to obtain very high time resolutions. In the last years, results have been obtained by the TimeSPOT collaboration [36, 37], which show that by proper design of the sensor layout and electrode geometry, the time resolution can be pushed well below 20 ps at room temperature. The measured resolution is limited by the front-end electronics performance, while the sensor intrinsic resolution is estimated around 10 ps. TimeSPOT sensors have been designed and fabricated in a so-called 3D-trench geometry (linear parallel trenches for bias and collection electrodes). The sensitive pixel volume size is 55x55x150 μm^3 and is operated at a bias voltage around 100 V. A general feature of 3D sensors are the dead areas represented by the biasing and collecting electrodes, which introduce a detection inefficiency for particles traveling perpendicular to the sensor surface. This effect has been studied in detail for 3D silicon sensors based on columnar geometry, which are used in the ATLAS IBL [38]. Test beam studies have been recently performed also on 3D-trench TimeSPOT pixels. Preliminary results show that an efficiency of almost 100% is reached for tracks with 20 degrees inclination, while maintaining the same time resolution. Dedicated integrated CMOS 28 nm read-out electronics is under development. A small prototype ASIC, named Timespot1, featuring a matrix of 1024 pixels and integrating one TDC per pixel channel has been recently tested being capable of a time resolution around 30 ps on the full read-out chain [39].

2.3 MAPS

Fine spatial resolution and course time resolution: CMOS MAPS. Coordinate with CMOS paper

Valentina: for Malta, there is public material here we can use as a reference (including a section on timing) https://twiki.cern.ch/twiki/bin/viewauth/Atlas/MaltaApprovedPlots

and also this CERN EP RD seminar: https://indico.cern.ch/event/1074066/2-measurement-results-from-fas

2.4 Induced Current Detectors

An induced current detector uses the same sensor as a traditional silicon detector but utilizes small pixel pitch and 3D integration (3DIC) techniques to create a low-capacitance pixel unit cell and readout chain. This not only limits the amount of noise in the system but also enables the detection of the induced current as described by the Schokley-Ramo theorem [40, 41]. The Schokley-Ramo current is the current induced at the readout electrode from mobile charge carriers within the sensor. It has a very fast rising edge ($\sim$ 15 ps) [42] and can be used to precisely timestamp track hits. The Schokley-Ramo current is dependent on the weighting field within the sensor and the depth of charge deposition. As a direct result, it has a complicated bi-polar signal shape that integrates to zero over the course of several nanoseconds. This signal combined with the drift current creates a pulse shape that is dependent on the charged particle's angle of incidence.

A detector that is sensitive to the effects of the Schokley-Ramo current has two critical features: precise ($\sim$ 15 ps) time resolution and angle of incidence information [43]. The precise time resolution is useful in many different collider experiments and can be used for either vertexing or particle identification via a time-of-flight (TOF) measurement. The angular information is a more novel feature but still useful feature. First it can be used to quickly identify particles with large transverse momentum (p_T) for an L1 trigger, as high-p_T particles have high angles of incidence. Second it can be used to greatly increase the speed of track reconstruction because the angular information greatly reduces the number of pixel hits that must be considered when track seeds are generated. These capabilities make it a very attractive detector technology for future collider experiments and requires the continued investment in advanced ASIC design and 3DIC techniques.

2.5 Comparison of sensor technologies

Tradeoffs for different sensors: high occupancy? material budget? rad hardness?

3 Electronics

While readout prototypes for the timing detectors at the HL-LHC upgrades have demonstrated performance in line with requirements, applying similar techniques in trackers presents several challenges. High granularity requirement of future trackers will require readout ASICs with smaller pixel sizes compared to present generation, maintaining power consumption levels similar to present designs without timing extraction. Accommodating the additional required electronics for timing extraction, i.e. Time to Digital Converters (TDCs) [44] and memories together with the typical pixel circuitry of present trackers, in pixels at pitches on the order of tens of microns will require the adoption of deeper low power and fast technology nodes beyond 65nm. The entire pixel electronics will need to be designed with low power techniques and with novel timing extraction architecture. In addition, the high luminosity of future hadron colliders will require trackers capable to survive in extreme radiation environments (accumulating a dose of up to 30 GRad and 10^{18} neutrons/cm^2)

Because of these aspects, state-of-the-art low power CMOS and Bi-CMOS technology targeted for the mmW communication industry are of particular interest. These includes FDSOI technologies which could potentially open a path to monolithic readouts at very fine pitch. These technologies are also of interest in other HEP applications for their demonstrated performance at deep cryogenic temperatures.

This might be suitable here

It is important to stress that the read-out philosophy of standard PIN silicon sensors and UFSD is different. In PIN sensors, the maximum current happens just after the passage of the particle while in UFSD the current increases for the duration of the electron drift time, then there is a plateau, and finally decreases. This peculiar signal shape limits the useful bandwidth of the amplifier. The amplifier bandwidth affects both noise and slope and, ideally, the higher BW the lower the jitter. However, the intrinsic time response of UFSD sensors sets the upper limit to the maximum reachable slope that the analog output can exhibit. As a consequence, the bandwidth should be chosen to be the minimum value that retains the intrinsic sensor speed while keeping the noise low. The bandwidth defines the signal shaping of the front-end and its optimum value for timing is obtained when the amplifier shaping time equals the sensor peaking time.

Useful text to incorporate?

Advances in detector technology and the direction of HEP experiments and applications require the development of new specialized readout electronics. Experimental demands include some combination of high rep rates (order of ns dead time), below 10 ps time of arrival (TOA) resolution, low power (between 0.1 mW and 1 mW per channel), and high dynamic range (for some specific application up to a few 1000s).

3.1 Current timing chips

brief discussion of ALTIROC, ETROC (Ryan), capabilities and limitations

3.2 FAST family of ASICs

Keep or remove?

In the past several years the FAST effort had the goal of designing an ASICs tailored to the read-out of Ultra-Fast Silicon Detector. TOFFEE [45], the first prototype, has been produced in 2016, FAST1 in 2018 [46], and FAST2 [47] in 2020. This family of ASICs aims to provide a 25 ps time resolution with rates up to 200 MHz and has been designed in a 110 nm CMOS commercial technology node. In every iteration of the production the architecture has been improved to optimize the chip performance. Starting from FAST2 a analog-only version of the chip have been produced. The next foreseen production is FAST3, which is based on the studies performed on FAST2 with expand linearity of the output dynamic range. In parallel to FAST3, the ASIC UFSD_ALCOR has been designed. It includes the optimized front-end stage used in FAST3_Analog, a discriminator stage, time to digital converter (TDC), and a digital control unit. Each channel can measure the Time of Arrivals (ToA) and Time of Threshold (ToT) of a pulse signal with a least significant bit of 25 ps. FAST3 and UFSD_ALCOR are almost completed and will be manufactured in the first half of 2022.

3.3 SiGe amplifiers

A possible path to achieve O(10 ps) time resolution is an integrated chip using Silicon Germanium (SiGe) technology. Using DoE SBIR funding, Anadyne, Inc. in collaboration with University of California Santa Cruz has developed a prototype SiGe front end readout chip optimized for low

power and timing resolution, with 0.5 mW per channel (front end and discriminator) while retaining 10 ps of timing resolution for 5 fC of injected charge. In the process some insight was developed into the challenges and potential performance of SiGe front end ASICs for future R&D effort. The developed single pre-amplifier stage and what is effectively a Time Over Threshold (TOT) discriminator topology is suitable for low repetition rate and quiescent power and sub 10 ps timing resolution applications. Some practical considerations for selecting a process for future R&D include the size and power efficiency of the CMOS transistors for the back-end electronics and diminishing performance gains of higher speed SiGe transistors. The currently available SiGe processes offer 130 nm CMOS at a minimum. Transistors faster than 25 GHz have little signal to noise or power improvements to offer when designing readout systems for signals in the 1-2 GHz regime ultra-fast silicon detectors operate in. Moving to faster and smaller SiGe transistors may only introduce unnecessary design challenges such as poor transistor matching, low breakdown voltages, higher Vbe, etc. The current prototype is designed in a 10 GHz process. Significant R&D efforts would be required to determine how much timing resolution, power consumption and dead time performance could be improved by moving to a specific 20-30 GHz process.

3.4 Full digitization chip

University of California Santa Cruz is currently working with Nalu Scientific to design and fabricate a high channel density and scalable radiation-hard waveform digitization ASIC with embedded interface to advanced high-speed sensor arrays such as e.g. AC-LGADs. The chip is being fabricated with TSMC's 65nm technology using design principles consistent with radiation hardening and targets the following features: picosecond-level timing resolution; 10 Gs/s waveform digitization rate to allow pulse shape discrimination; moderate data buffering (256 samples/chnl); autonomous chip triggering, readout control, calibration and storage virtualization; on-chip feature extraction and multi-channel data fusion; reduced cost and increased reliability due to embedded controller (reduction of external logic). Existing readout approaches, such as ALTIROC and the newer TimeSPOT1 , promise good-to-excellent timing resolution and channel density, and use a TDC-based measurement for signal arrival times and time-over-threshold (ToT) for an indirect estimate of integrated charge. However, these readout strategies will likely adversely impact the ability to provide sub-pixel spatial resolution and are typically have difficulty compensating for environmental factors such as pile-up, sensor aging, and radiation; timing precision can also be adversely impacted by factors such as timewalk, baseline wander and waveform shape variations. Here, instead, full waveform digitization will be used, which is expected to be more robust against a variety of adverse factors which can affect timing and spatial precision. The initial iteration of the readout chip (v1) was recently (Jan 2022) fabricated for 50 um AC-LGADs. Later versions of the chip will be designed for 20 um pixel arrays and also test the minimum pitch feasible for a single-channel readout using a one-to-one pixel-input channel mapping. The final version of the chip will feature a transimpedance amplifier input stage able to be fine-tuned (or tunable) in order to accommodate high-density sensor arrays using technologies other than AC-LGADs.

3.5 28nm CMOS technology TDC design

CERN's EP RD WP5: CMOS Technologies [48] survey has promoted the selection of 28nm CMOS node as the next step in microelectronics scaling for HEP designs. The choice was based on radiation-hardness studies [49], frequency and cost of MPW runs and strong presence on the market. Furthermore, the 28nm technology is at least twice as fast and allows circuit densities around 4-5 times higher than the previously employed 65nm node, making it a good candidate for design of

high granularity 4D trackers. One of the critical circuit blocks necessary to enable 4D operation in trackers are low-power and compact Time-to-Digital Converters (TDC) capable of high time-measurement precision. SLAC has stated the design of TDCs in 28nm technology node with target time resolutions of 10-50ps. The plan is to submit the first prototype for fabrication at the end of this year.

3.6 Chips comparison

Write something about the different approach performances

4 Layout

A major next step towards 4D tracking at future hadron colliders is the study of how to best combine timing with spatial information. The fine spatial tracking resolution demand towards small pixel with low material budget and low power may make it impractical to instrument finest timing capabilities on all layers. On the other hand, 4D devices with still fine spatial granularity and integrated some coarse timing capabilities can potentially allow a versatile mixture of layers with different balance of spatial and timing resolution to serve an optimal overall 4D tracking for the wide range of applications. The addition of timing information to every pixel hit might not be the approach that leads to the best performance. Alternative approaches such as alternating spatial with timing layers, or 4D with 3D layers could help improve the overall physics performance.

Another aspect of detector layout is related to the physics drivers motivating its development. For example, improved and fast charged track reconstruction, heavy flavor (b/c) tagging, and particle-flow reconstruction under very high pileup density will require 4D information in the inner layers, whereas LLP and time-of-flight particle ID capabilities, including the possibility of strange-tagging [50–53], will benefit from 4D information in the outer layers. LLP applications would demand continuous timing coverage and could benefit from modest timing resolution in more layers without stretching timing dynamic range. Future e^+e^- collider vertex detector backgrounds are predominantly back-scattered bremsstrahlung particles from downstream magnets and collimators with ∼ns range delays. 4D tracking devices with fine spatial resolution and modest timing resolution in other layers could significantly enhance the overall performance.

Other key considerations are tracking material and pseudorapidity coverage. The additional material required to go from 3D to 4D tracking will have an impact on the track-time association efficiency and mis-association rate. Whereas a lower track-time efficiency will simply reduce the potential gains from timing information, the wrong assignment of times to tracks is particularly problematic as in this case the 4D reconstruction will perform worse than 3D. The impact of showering of particles within the tracking material might be partially mitigated with the use of advanced algorithms based on graph neural networks or other deep learning techniques but this will require a long term study. In the case of future lepton colliders, material in the tracking detector has to be minimized to not degrade p_t and impact parameter resolution, posing additional constrains on the incorporation timing information [**?**]

5 Key areas for future R&D

Ariel Schwartzman, Simone Mazza, Su Dong, + additional contributors

Valentina: Maybe something of what is written above for ATLAS could go here? Or we can highlight there already that this is a key area for future R&D, making a sort of recommendation

to the particle physics community.

6 Summary

Need executive summary 1 page

References

[1] Technical Design Report: A High-Granularity Timing Detector for the ATLAS Phase-II Upgrade. Technical Report CERN-LHCC-2020-007. ATLAS-TDR-031, CERN, Geneva, Jun 2020.

[2] Collaboration CMS. A MIP Timing Detector for the CMS Phase-2 Upgrade. Technical Report CERN-LHCC-2019-003. CMS-TDR-020, CERN, Geneva, Mar 2019.

[3] Hartmut F-W Sadrozinski, Abraham Seiden, and Nicolò Cartiglia. 4D tracking with ultra-fast silicon detectors. *Reports on Progress in Physics*, 81(2):026101, dec 2017.

[4] Jia Liu, Zhen Liu, and Lian-Tao Wang. Enhancing Long-Lived Particles Searches at the LHC with Precision Timing Information. *Physical Review Letters*, 122(13), Apr 2019.

[5] Technical Design Report for the ATLAS Inner Tracker Pixel Detector. Technical Report CERN-LHCC-2017-021. ATLAS-TDR-030, CERN, Geneva, Sept 2017.

[6] Technical Design Report for the ATLAS Inner Tracker Strip Detector. Technical Report CERN-LHCC-2017-005. ATLAS-TDR-025, CERN, Geneva, Apr 2017.

[7]

[8] Zbynek Drasal. Status amp; Challenges of Tracker Design for FCC-hh. *PoS*, Vertex 2017:030. 10 p, 2018.

[9] Ties Behnke, James E. Brau, Brian Foster, Juan Fuster, Mike Harrison, James McEwan Paterson, Michael Peskin, Marcel Stanitzki, Nicholas Walker, and Hitoshi Yamamoto. The international linear collider technical design report - volume 1: Executive summary, 2013.

[10] M. Breidenbach, J. E. Brau, P. Burrows, T. Markiewicz, M. Stanitzki, J. Strube, and A. P. White. Updating the sid detector concept, 2021.

[11] The ILD Collaboration. International large detector: Interim design report, 2020.

[12] Sukeerthi Dharani. Particle Identification using Time of Flight in the International Large Detector ILD. Bachelorarbeit, Universität Leipzig, 2018. This bachelor thesis has been carried out at DESY and submitted to Universität Leipzig for graduation.; Bachelorarbeit, Universität Leipzig, 2018.

[13] Lucie Linssen, Akiya Miyamoto, Marcel Stanitzki, and Harry Weerts. Physics and detectors at clic: Clic conceptual design report, 2012.

[14] Dominik Arominski, Jean-Jacques Blaising, Erica Brondolin, Dominik Dannheim, Konrad Elsener, Frank Gaede, Ignacio García-García, Steven Green, Daniel Hynds, Emilia Leogrande, Lucie Linssen, John Marshall, Nikiforos Nikiforou, Andreas Nürnberg, Estel Perez-Codina, Marko Petrič, Florian Pitters, Aidan Robson, Philipp Roloff, André Sailer, Ulrike Schnoor, Frank Simon, Rosa Simoniello, Simon Spannagel, Rickard Ström, Oleksandr Viazlo, Matthias Weber, and Boruo Xu. A detector for clic: main parameters and performance, 2018.

[15] Yuri Alexahin et al. The Case for a Muon Collider Higgs Factory. In *Community Summer Study 2013: Snowmass on the Mississippi*, 7 2013.

[16] K. Long, D. Lucchesi, M. Palmer, N. Pastrone, D. Schulte, and V. Shiltsev. Muon colliders to expand frontiers of particle physics. *Nature Phys.*, 17(3):289, 2021.

[17] C. Adolphsen et al. European Strategy for Particle Physics – Accelerator R&D Roadmap. 1 2022.

[18] N. V. Mokhov and S. I. Striganov. Detector Background at Muon Colliders. *Phys. Procedia*, 37:2015, 2012.

[19] Armen Tumasyan et al. The Phase-2 Upgrade of the CMS Tracker. 6 2017.

[20] Muon collider physics and performance working group. To be published in separate White Paper as Muon Collider Detector and Physics Object Reconstruction Performance.

[21] Nazar Bartosik et al. Detector and Physics Performance at a Muon Collider. *JINST*, 15(05):P05001, 2020.

[22] C. Madrid, R. Heller *et al.* Test Beam Measurements of BNL and HPK AC-LGADs. The 39th RD50 Workshop, 2021.

[23] M. Tornago, R. Arcidiacono, N. Cartiglia, M. Costa, M. Ferrero, M. Mandurrino, F. Siviero, V. Sola, A. Staiano, A. Apresyan, K. Di Petrillo, R. Heller, S. Los, G. Borghi, M. Boscardin, G.-F. Dalla Betta, F. Ficorella, L. Pancheri, G. Paternoster, H. Sadrozinski, and A. Seiden. Resistive ac-coupled silicon detectors: Principles of operation and first results from a combined analysis of beam test and laser data. *Nucl. Instrum. Methods. Phys. Res. A*, 1003, 2021.

[24] A. Apresyan, W. Chen, G. D'Amen, K.F. Di Petrillo, G. Giacomini, R. Heller, H. Lee, C.-S. Moon, and A. Tricoli. Measurements of an AC-LGAD strip sensor with a 120 GeV proton beam. *J. Instrum.*, 15(09), 2020.

[25] S. Mazza. https://indico.cern.ch/event/1029124/contributions/4410388/.

[26] G. Paternoster, G. Borghi, M. Boscardin, N. Cartiglia, M. Ferrero, F. Ficorella, F. Siviero, A. Gola, and P. Bellutti. Trench-isolated low gain avalanche diodes (ti-lgads). *IEEE Electron Device Letters*, 41(6):884–887, 2020.

[27] S. Ayyoub, C. Gee, R. Islam, S. M. Mazza, B. Schumm, A. Seiden, and Y. Zhao. A new approach to achieving high granularity for silicon diode detectors with impact ionization gain. 1 2021.

[28] V. Sola, Silicon Sensors for Extreme Fluences. https://indico.cern.ch/event/813597/contributions/3727861/.

[29] S. Mazza, RD on LGAD Radiation Tolerance: the HL-LHC and Beyond. https://agenda.hep.wisc.edu/event/1391/session/12/contribution/60.

[30] N. Cartiglia, Future silicon trackers: 4D tracking, very high fluences, very small pixels. https://indico.desy.de/indico/event/24272/session/0/contribution/13/material/slides/0.pdf.

[31] S.I. Parker, C.J. Kenney, and J. Segal. 3d — a proposed new architecture for solid-state radiation detectors. *Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment*, 395(3):328–343, 1997. Proceedings of the Third International Workshop on Semiconductor Pixel Detectors for Particles and X-rays.

[32] M. M. Obertino. The PPS tracking system: performance in LHC Run2 and prospects for LHC Run3. *JINST*, 15(05):C05049, 2020.

[33] B. Abbott et al. Production and Integration of the ATLAS Insertable B-Layer. *JINST*, 13(05):T05008, 2018.

[34] J. Lange, G. Giannini, S. Grinstein, M. Manna, G. Pellegrini, D. Quirion, S. Terzo, and D. Vázquez Furelos. Radiation hardness of small-pitch 3d pixel sensors up to a fluence of 3×1016 neq/cm2. *Journal of Instrumentation*, 13(09):P09009–P09009, sep 2018.

[35] Maria Manna, Chiara Grieco, Sebastian Grinstein, Salvador Hidalgo, Giulio Pellegrini, David Quirion, and Stefano Terzo. First characterisation of 3d pixel detectors irradiated at extreme fluences. *Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment*, 979:164458, 2020.

[36] L. Anderlini, M. Aresti, A. Bizzeti, M. Boscardin, A. Cardini, G.-F. Dalla Betta, M. Ferrero, G. Forcolin, M. Garau, A. Lai, A. Lampis, A. Loi, C. Lucarelli, R. Mendicino, R. Mulargia, M. Obertino, E. Robutti, S. Ronchin, M. Ruspa, and S. Vecchi. Intrinsic time resolution of 3d-trench silicon pixels for charged particle detection. *Journal of Instrumentation*, 15(09):P09029–P09029, sep 2020.

[37] Davide Brundu et al. Accurate modelling of 3D-trench silicon sensor with enhanced timing performance and comparison with test beam measurements. *JINST*, 16(09):P09028, 2021.

[38] J Albert et al. Prototype ATLAS IBL Modules using the FE-I4A Front-End Readout Chip. *JINST*, 7:P11010, 2012.

[39] Lorenzo Piccolo, Sandro Cadeddu, Luca Frontini, Adriano Lai, Valentino Liberali, Angelo Rivetti, and Alberto Stabile. First Measurements on the Timespot1 ASIC: a Fast-Timing, High-Rate Pixel-Matrix Front-End. 1 2022.

[40] W. Shockley. Currents to conductors induced by a moving point charge. *J. Appl. Phys.*, 9(10):635–636, 1938.

[41] Simon Ramo. Currents induced by electron motion. *Proc. Ire.*, 27:584–585, 1939.

[42] Ronald Lipton and Jason Theiman. Fast timing with induced current detectors. *Nucl. Instrum. Meth. A*, 945:162423, 2019.

[43] D. Berry and R. Lipton. Simulation and Measurement of the Shockley–Ramo Current from a Pixelated Silicon Detector. https://indico.fnal.gov/event/46746/contributions/210260/, 2019.

[44] B. Markovic et al. ALTIROC1, a 20 ps time-resolution asic prototype for the atlas high granularity timing detector HGTD. *2018 IEEE Nuclear Science Symposium and Medical Imaging Conference Proceedings (NSS/MIC), Sydney, Australia*, page 1–3, Dec 2018.

[45] F. Cenna, N. Cartiglia, A. Di Francesco, J. Olave, M. Da Rocha Rolo, A. Rivetti, J.C. Silva, R. Silva, and J. Varela. TOFFEE: a full custom amplifier-comparator chip for timing applications with silicon detectors. *Journal of Instrumentation*, 12(03):C03031–C03031, mar 2017.

[46] E.J. Olave, F. Fausti, N. Cartiglia, R. Arcidiacono, H.F.-W. Sadrozinski, and A. Seiden. Design and characterization of the fast chip: a front-end for 4d tracking systems based on ultra-fast silicon detectors aiming at 30 ps time resolution. *Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment*, 985:164615, 2021.

[47] A. Rojas, FAST2: a new family of front-end ASICs to read out thin Ultra-Fast Silicon detectors achieving picosecond time resolution. https://indico.cern.ch/event/1019078/contributions/4443951/.

[48] Strategic RD Programme on Technologies for Future Experiments - Annual Report 2020. Technical Report CERN-EP-RDET-2021-001, CERN, Geneva, Apr 2021.

[49] Giulio Borghello, "Ionizing Radiation Effects On 28 nm CMOS Technology". Technical report, CERN, Geneva, May 2020.

[50] SLD Collaboration: Abe, Koya et al. First direct measurement of the parity-violating coupling of the z^0 to the s-quark. *Physical Review Letters*, 85(24):5059–5063, Dec 2000.

[51] Yuichiro Nakai, David Shih, and Scott Thomas. Strange jet tagging, 2020.

[52] J. Erdmann. A tagger for strange jets based on tracking information using long short-term memory. *Journal of Instrumentation*, 15(01):P01021–P01021, Jan 2020.

[53] M.J. Basso, V.M.M. Cairo, U. Heintz, J. Luo, M. Narain, R. S. Orr, A. Schwartzman, D. Su, E. Usai, C. Vernieri, and C. Young. Strange Quark as a probe for new physics in the Higgs Sector. *LoI for Snowmass2021*, 2020.