FD1-HD PD^{*}cold amplifier Design, reliability, ganging results

14 April 2022

P. Carniti, E. Cristaldo, A. Falcone, <u>C. Gotti</u>, G. Pessina, F. Terranova INFN/Univ. Milano-Bicocca

> G. Cacopardo, P. Litrico, M. Piscopo, P. Sapienza INFN LNS Catania

On behalf of the DUNE FD1-HD PD Electronics and Photosensors Working Groups

*DUNE Far Detector 1 Horizontal Drift Photon Detector

Design (1)

- 48x 6x6 mm² SiPMs in parallel: total input capacitance ≈60-80 nF ٠
- SiPM signal time constant: ≈400 ns [High Rq SiPM models were favoured for lower correlated noise (afterpulse, xtalk)] ٠
- → Series white noise must be kept small ٠
- Pseudo-differential configuration based on discrete commercial components ۲
 - **BFP640 SiGe bipolar transistor** for low series noise at low bias current (0.4 nV/VHz @ Ic=0.4 mA)
 - THS4531 differential opamp for high loop gain & differential outputs
 - More details here: https://doi.org/10.1088/1748-0221/15/01/P01008
- For ProtoDUNE2: single channel daughter cards mounted on 4-channel motherboards ٠





Design (2)

- Total power at cold (one channel): ٠ 0.7 mA x 3.3 V ≈ **2.4 mW**
- Max power density < 1mW/mm^2 (1 kW/m²) ۲

CU

 \mathbf{m}

22

0603 size: 1.55*0.85 = 1.3 mm² Power density: 0.75 mW/mm² Bias resistor for the input transistor: 1 mW [0603] R12 **C2 R2** vee **Input transistor:** 0.45 mW [SOT343] VCC 1000CA SOT343 size: 2.1*1.25 = 2.6 mm² R19 R10 R4 Power density: 0.17 mW/mm² gnd gnd gnd gnd inn outp **Opamp:** inp outn 5 0.6 mW [SOIC8] œ R5 R2 gnd gnd SOIC8 size: 4.9*3.9 = 19 mm² Power density: 0.03 mW/mm² gnd gnd gnd gnd (Assuming dissipation only on the top gnd gnd m face of components)

C17

DUNE_cold_amp_plugin_v02

R22

2021/06

Signals and S/N (1)

- Scheme used to characterize the amplifier on the test bench
- The warm second stage mimics the input stage of the DAPHNE digitizer board

1 1 390 Warm second stage SiPM bias **Cold Amplifier** supply Oscilloscope 100n 100n 100n 100n 100n H1164NL 390 Cryo Room T 1 1

FD1-HD SiPM boards (6 SiPMs each)



Sipms



Signals and S/N(2)

Requirements:

- ≈2000 p.e. dynamic range (at typical Vov for 45% PDE)
- <100 ns signal rise time
- S/N>4

Hamamatsu 75um HRQ (48 6x6 mm² SiPMs in parallel)



FBK 50um TT (48 6x6 mm² SiPMs in parallel)



PDE	Vov	DR (p.e.)	S/N
40%	3.5	≈2500	5.64
45%	4.5	≈2000	7.56
50%	7.0	≈1250	11.32
	PDE 40% 45% 50%	PDE Vov 40% 3.5 45% 4.5 50% 7.0	PDEVovDR (p.e.)40%3.5≈250045%4.5≈200050%7.0≈1250

Histo

1.063e-

Dynamic range before saturation of the

Reliability: sources

IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 6, DECEMBER 2013

LAr TPC Electronics CMOS Lifetime at 300 K and 77 K and Reliability Under Thermal Cycling

Shaorui Li, Jie Ma, Gianluigi De Geronimo, Hucheng Chen, and Veljko Radeka

Abstract—A study of hot-carrier effects (HCE) on the 180-nm CMOS device lifetime has been performed at 300 K and 77 K for Liquid Argon Time Projection Chamber (LAr TPC). Two different measurements were used: accelerated lifetime measurement under severe electric field stress by the drain-source voltage V_{ds} , and a separate measurement of the substrate current as a function of $1/V_{as}$. The former verifies the canonical very steep slope of the inverse relation between the lifetime and the substrate current, and the latter confirms that below a certain value of V_{ds} , a lifetime margin of several orders of magnitude can be achieved for the cold electronics TPC readout. The low power ASIC design for LAr TPC falls naturally into this domain, where hot-electron effects are negligible. Lifetime of digital circuits (ac operation) is extended by the inverse duty factor $1/(f_{clock}t_{eff})$ compared to de operation. This factor is large (> 100) for deep submicron technology and clock

at cryogenic temperature is the ionization, which causes interfut trapped charge. The degradation ductance, output resistance, and mainly concerns n-channel devices (PMOS), affected by a [7], [8], typically exhibit a lifet nitude longer than that of the nrepresent a concern in our case not result in sudden device faily ization depends on the operating the maximum drain-source.

Reliability and Lifetime of Electronics in the cold : past, present and future

4737



Veljko Radeka

radeka@bnl.gov

DUNE CE Workshop 07/16-18/2018



 \rightarrow Resulting in the plan we are now following:

https://1drv.ms/b/s!Aosd9whger-2jOZDORuu_itSFx8wEg?e=xz0KYh

Reliability: BFP640 SiGe BJT (1)

- Tested at Milano-Bicocca
- Operating conditions: VCE=1.1V, IC=0.4 mA \rightarrow VBE \approx 1V (77K)
- Stress (aging) conditions: VCE=6.5V-7.0V , IC≈0.4 mA (VBE set to 1.03 V)
- Degradation criterion: 10% increase in base current (decrease in beta)







Reliability: BFP640 SiGe BJT (2)

- Degradation in beta is seen at lower currents (below IC≈0.01 mA)
- Hard to see any effect at the operating point (IC=0.4mA, VBE=1.03V)





Aging Proccess BFP640 - Base current (I_b) Variation; Vce=6.5V



Reliability: BFP640 SiGe BJT (3)

- First extrapolation: from lower current to operating current
- Second extrapolation: from aging 1/VCE to operating point
- (measurement repeated on 3 BJT samples)
- Result: **10⁴² hours lifetime** at the operating point





Reliability: BFP640 SiGe BJT (4)

ESD sensitivity:

- The base terminal of the BJT is the input node of the circuit
- Standard ESD precautions are advised
- Schottky diode protects from reverse VBE



Reliability: THS4531 CMOS opamp (1)

Hot Carrier Effects:

- Automated setup for lifetime VS operating voltage at INFN LNS (Catania)
- THS4531 mounted on a dedicated PCB
- Measurement of supply currents with NI cRio-9364 system
- Monitoring of signals & bandwidth with oscilloscope













C. Gotti - 14 apr 2022

Reliability: THS4531 CMOS opamp (2)

- THS4531 draws 0.25 mA at 300K, 0.18 mA at 77K
- Look for 1% supply current variation as degradation criterion
- Ample margin: component is rated up to 5.5 V, and operated at 3.3V
- Measurements still in progress





Reliability: THS4531 CMOS opamp (3)

Power down pin:

- The amplifier has a «power down» pin, which must be tied to Vcc
- At 300K, enable threshold is 2.1 V
- At 77K, operation below Vcc≈2.8V resulted in some (≈30%) devices not exiting power down
- VCE=3.3 V has been enough for all (≈100) opamps used so far





Reliability: passives and PCB

Capacitors

- Multilayer ceramics, COG dielectric, as generous voltage rating as possible
- «HV» capacitors (AC coupling at the amplifier input/output): 100 nF, 100 V COG ceramics in 1206 package (TDK C3216C0G2A104J160AC)
- SiPM bias up to ≈55 V at 300K and ≈45 V at 87K →Vop ≈ 50% Vmax (values for Hamamatsu model; FBK operates at lower voltage)

Resistors

- All thin metal film, low thermal coefficient
- Low currents, not critical

Interconnects, soldering, PCB

- Multiple thermal cycles to check failures due to thermal contraction and stress
- Not yet done as a dedicated test, but amplifier prototypes have been cycled hundreds of times in several labs
- No issue ever observed related with thermal cycling
- Dedicated test foreseen at INFN LNS (Catania)



Beyond FD1-HD

Ganging up to 96 SiPMs

- FD1-HD baseline amplifier
- All SiPMs in parallel (FBK 50um TT)



48 SiPMs @4.5Vov

(FD1-HD conditions)

S/N≈8.5

Amplifier variants

Paralleled BJTs: low mismatch was assumed for these tests.

Dedicated tests are foreseen to measure the spread in VBE at a given IC, VCE



Hybrid ganging schemes

- Scheme developed by the Fermilab group for the FD2 PD ٠
- SiPM boards in series (AC only) in groups of 2 or 4 ٠
- Feedback resistor adjusted to compensate input ٠ attenuation and keep the output amplitude constant
- Input signal/Capacitance ratio increases by 2 or 4 ٠



1k5

1k5

100n

100n

Cold Amplifier

100n

100n



Hybrid ganging results (1)





Amp3 (variant, 4.6 mW/channel)

19

Hybrid ganging results (2)

Amp3 (variant, 4.6 mW/channel)



Wrap up

- DUNE FD1-HD PD cold amplifier design based on discrete SiGe BJT + CMOS opamp for low series noise at low power (≈0.4 nV/Hz at 2.4 mW/channel)
- Design satisfies requirements for FD1-HD PD
- Obtained S/N≈8 with 48 Hamamatsu and FBK SiPMs, all in parallel, Vov=4.5V
- Realibility of SiGe transistor tested with success
- Results on estimated lifetime of CMOS opamp expected soon (optimistic feelings due to Vop = 0.6 Vmax)

- Amplifier variants developed for lower noise (down to ≈0.25 nV/Hz at 4.6 mW/channel)
- Successfully tested with hybrid ganging schemes
- Obtained S/N≈10 with 96 SiPMs (FBK 50um TT), AC series in groups of 4, Vov=4.5V

