VD PD Digital Readout Breakout Meeting Notes


April 21, 2022

Notes from last week's workshop

• Power is the main issue.

• We can't make a lot of use of the 16 channels.

JRRENT CONSUMPTION WITH JESD INTE	RFACE ENABLED		
Supply currents: JESD204B	AVDD_1P8 current ⁽¹⁾ 170		
SD interface enabled, LVDS interface disabled at 12-bit, 80-	DVDD_1P2 current ⁽¹⁾	260	mA
MSPS, 4 ADCs per lane mode		40	
Power dissipation in active	16-channel input mode	43.1	
ESD_CH mode per input channel: f _C = 80 MSPS, 12-bit mode, LVDS interface disabled, JESD interface enabled (4 ADCs per lane mode)	32-channel input mode	21.6	mW/channel






Figure 46. DVDD_1P2 Current vs ADC Sample Rate

Figure 36. Total Power vs Conversion Clock Frequency

Figure 54. Signal-to-Noise Ratio in 14-Bit, 16-Input Mode

74.3

73.8

73.3

72.8

72.3

71.8

71.3

70

60

Next steps

- Measure the power draw on the CDR for each voltage.
- Test the power in the cold (we need this number)
- Look at the other parts.
- Ideal, 8 channels (one output) without any control.
 - (target middle Cathode module and membrane)
 - On the boarder, 2 channels max.