

Ethernet Readout Progress


Jim Brooke

With contributions from Rob Halsall, Chris Lyford, Dave Newbold, Alessandro Thea




Motivation

- Ethernet readout will be used throughout the DUNE Far Detector
 - Use of COTS components eliminates the need for custom hardware
 - Removes significant risks •
 - Should be cost neutral, or better
- Example shown for VD TDE where this originated
 - Readout card sends data via 10GbE backplane
 - Aggregated by network switch in uTCA MCH
 - One 40 GbE link per crate at ~24 Gb/s utilisation
 - Further aggregation by switch : 4 crates onto 100GbE
 - Receive 100 GbE in COTS PCIe card / smart NIC
- Other detectors will differ only in network topology



Motivation


- Ethernet readout will be used throughout the DUNE Far Detector
 - Use of COTS components eliminates the need for custom hardware
 - Removes significant risks
 - Should be cost neutral, or better
- Example shown for VD TDE where this originated
 - Readout card sends data onto ethernet backplane
 - Aggregated by network switch in uTCA MCH
 - One 40 GbE link per crate at ~24 Gb/s utilisation
 - Further aggregation by switch : 4 crates onto 100GbE
 - Receive 100 GbE in COTS PCIe card / smart NIC
- Other detectors will differ only in network topology






Readout Card

- Wide range of FPGA-based PCIe cards on the market
 - Large FPGA + O(100Gb/s) PCI bandwidth + O(1-200Gb/s external I/O)
 - Currently using Xilinx Alveo U50 for development
 - Few £k per card
- Future procurement would involve n etc.




• Future procurement would involve market survey, requirements optimisation






Firmware & Software







Control plane




- ipBus is a control protocol used widely in HEP (CMS, ATLAS, ...) including DUNE TPG Bridge axi4-lite control bus provided by XDMA to ipBus
- - Read/write established from host to registers in ipBus example slave



UDP Rx/Tx

- Developed by RAL TD for another project •
 - Originally 10GbE, recently ported to 100GbE
 - Built and tested on Xilinx hardware transfer rate **99.8 Gb/s** overnight w/o packet loss
- Significant work done to integrate UDP library into DUNE build environment
 - 10GbE as test data source •
 - 100GbE data reception in U50




DMA engine

- Investigated use of Xilinx QDMA core queue-based DMA engine
 - Some features map well onto our use-case
 - But fragile build, driver issues, high resource use, ...
- Switched to a homegrown design based on Xilinx XDMA •
 - Design features inspired by FELIX and other applications •
 - Operates in 'continuous DMA' mode •
 - Incoming packets are chopped into fixed size transfers
 - Important for robustness against errors



DMA engine

sources in network, variable size packets



host memory buffers


buffer per source ID

DMA engine

dma > inject-pkt -p pkt_ctr -l 32 -g 8 -n

Packet generation

mimics multiple packet sources in network, variable size packets




Packet switch

Sends packets to buffers depending on source ID

[14:18:37]		ng inject-pkt	0 -11 4										
	Overall Status												
	Packet Generator				C2H 0 Descriptor Gen				C2H 0 Block Builder			CH2 0 Info	
	gen_ctr gen_ctr gen_ctr pkt_ctr pkt_ctr pkt_flag pkt_flag pkt_flag pkt_sta	l.enable l.inf_loop l.last_pkt l.payload_mode l l.last_cycl l.last_pkt_cycl gs gs.done gs.ready	0x3000 0x1 0x0 0x3 0x2 0x2700 0x27 0x1f 0x3 0x1 0x1 0x4000 0x0 0x4	1f	<pre>block_length ctrl ctrl.enable ctrl.rst_ctr num_blocks num_buffers stat stat.dest_ad stat.load_ad stat.load_en stat.max_buf stat.state</pre>	rs ldr_err idy :k	0xa 0x1 0x1 0x0 0x4 0x4 0x504 0x0 0x1 0x1 0x1 0x0 0x4 0x0	bloc bloc ctrl ctrl ctrl stat stat	l.enable l.fifo_threshold t0 t0.dest t0.dma_ready t0.state	0×400009 0×9 0×40 0×a0001 0×1 0×a 0×1 0×0 0×0 0×0 0×1 0×0	0×00 0×04 0×40 0×48 0×4c	0×1fc18006 0×00000001 0×00000010 0×00000010 0×00010140	
dma > postman-status[14:18:49]C2H 0 Desc Bypass InterfaceC2H 0 Block Builder													
	block_length0xactrl0x1ctrl.enable0x1ctrl.rst_ctrs0x0num_blocks0x4num_buffers0x4stat0x504stat.dest_addr_err0x0stat.dest_ready0x1stat.load_ack0x1stat.load_err0x0stat.max_buf0x4stat.state0x0			<pre>block_ctrl block_ctrl.cyc_last block_ctrl.timeout ctrl ctrl.enable ctrl.fifo_threshold stat0 stat0.dest stat0.dma_ready stat0.state stat1</pre>		0x400009 0x9 0x40 0xa0001 0x1 0xa 0x1 0x0 0x0 0x0 0x1 0x0							
t el	Desc generators												
	0 (1 (2 (addr 0x0000000bb840000 0x0000000bc840000 0x0000000bd840000 0x0000000be840000	00 4 00 4	nj	n_err 0 0 0								
dma > dump-dma-buffer -n 360													
[14:18:58]	offset 0		1			2	2		3				
	0000 0001 0002 0003 0004 0005 0006 0007 0008 0009 0010 0011 0012 0013 0014 0015 0016	0xabcd000000000000000000000000000000000000	abcd 0 abcd 0 <td< th=""><th>xfff xfff xfff xfff xfff xfff xfff xff</th><th></th><th>0xfff 0xfff 0xfff 0xfff 0xfff 0xfff 0xfff 0xfff 0xfff 0xfff 0xfff 0xfff</th><th></th><th>ffffff ffffff fffffff ffffff ffffff</th><th>0xfffffffffffffffff 0xfffffffffffff 0xffffffff</th><th>fff fff fff fff fff fff fff fff fff ff</th><th></th><th></th></td<>	xfff xfff xfff xfff xfff xfff xfff xff		0xfff 0xfff 0xfff 0xfff 0xfff 0xfff 0xfff 0xfff 0xfff 0xfff 0xfff 0xfff		ffffff fffffff ffffff ffffff	0xfffffffffffffffff 0xfffffffffffff 0xffffffff	fff fff fff fff fff fff fff fff fff ff			

arser network n fixedcks




Final buffers


Reconstructed network packets stored in one buffer per source ID



Trigger Primitive Generation


- Trigger primitives generated in pipeline processors as for FELIX TPG
- Routing challenge :
 - Receive packets on 512b
 bus from UDP core
 - Distribute each TDE channel to a specified trigger pipeline
- Data routing implemented using Xilinx AXI4 IP cores
 - Iteration on design currently in use with FELIX





Test Stand

- Need to mimic multiple front-end cards feeding network switch
 - Use a CMS MP7 as data-source
 - Replicate TPC readout :
 - $1 \text{ APA} = 10 \times 10 \text{ GbE links}$
 - $1 \text{ CRP} = 12 \times 10 \text{ GbE links}$
- Test stand in assembly in RAL TD lab
 - uTCA crate (on loan from timing system)
 - MP7 card
 - Mellanox switch
 - Patch panels
 - U50 + server



Status

- Priority goal is to demonstrate readout path •
 - MP7 \longrightarrow switch \longrightarrow U50 \longrightarrow DMA buffer \longrightarrow final SW buffers •
 - Key pieces are essentially ready for integration
 - UDP 10 GbE, UDP 100GbE, DMA engine, device drivers, very low level software
 - Work still needed on some monitoring/test components
- Now need to start putting things together and testing in the lab •
 - Basic connectivity (ie low rate tests) •
 - Increase complexity and data throughput •
 - Hope to have something ready for tests with VD CRP3 in Sept •
- Integration of trigger path will wait until readout path demonstrated •



Summary

- Ethernet readout will be used throughout DUNE Far Detector
 - resources
 - Should be cost neutral, or better
- Initial prototype design has now been finalised
 - Following initial studies of alternative options
 - All key components have been implemented •
- Now ready to start integration

 - Expect a more clear outlook on schedule in 1-2 weeks

Removes the need for custom hardware production, and associated significant risks and

Later than expected, but we hope to have something ready for testing with VD CRP3 in Sept

