

# DAPHNE at CERN

## Integration and Status


Manuel Arroyave<sup>1</sup>, on behalf of the DAPHNE WG

<sup>1</sup>Universidad EIA-Colombia,

August 29, 2022

## Introduction

- ▶ 2 activities are running in parallel at CERN concerning DAPHNE.
  - ▶ DAQ integration
  - ▶ Stand alone readout from coldboxes
- ▶ For sure we will need more than 4 DAPHNEs at CERN for ProtoDUNE II. The PD modules are unevenly distributed in APA 4. (Channel 5 is the only FBK Module)
- ▶ In the standalone setup, we use GbETH in the entire readout of the cold boxes (APA 1, 2, 3, 4) because, on the warm side, the cables don't reach the mini racks on top of the NP04.
- ▶ Timing interface has to be integrated again due to the upgrade they are making.



**APA-4**  
**Configuration**  
**14/06/2022**



August 29, 2022

## DAQ Integration

- ▶ I'm preparing a new version of the timing Unitary Test using the enclustra board and a new protocol for the endpoint.
- ▶ Slow Control and DAQ slow communication: Hardware is already working using the Raspberry Pi OPC-UA server. (This is still the most probable solution due to the bugs of the OPC-UA in the STM)
- ▶ The OPC-UA server will be used for DAQ communication with DAPHNE using a different namespaces for each.

### Activities

We are not prepared to check the system version of the readout with FELIX on the last Coldbox.

The new CRC will be tested this week using the old timing endpoint.

## APA 2 PD characterization

### VI curves have been taken using different methods

- ▶ Long time measurement.
- ▶ We obtain big error measuring the Breakdown Voltage this way.


### Characterization Using the Gain

- ▶ We are planing to take different runs using different Voltages.
- ▶ We are able to calculate the Breakdown Voltage from the histograms.


## Self trigger in Coldbox. Single PE

We've achieved the self trigger at the 16 counts level.

- ▶ We are using a moving average algorithm.
- ▶ This project is using same resources as the previous versions.











# Timing






## References

- ▶ Description of the protocol change of the timing
- ▶ New Endpoint no CDR
- ▶ Gantt Diagram, PD Warm Electronics Activities at CERN (Manuel)


The logo for the DUNE experiment features the word "DUNE" in a bold, white, sans-serif font. The letter "U" is stylized with a curved line passing through it, and the letter "N" is also stylized with a curved line passing through it. The letters "D", "E", and "E" are solid and blocky.

DEEP UNDERGROUND  
NEUTRINO EXPERIMENT

# DAPHNE Connections




# Tested Connections



August 29, 2022


# OPC-UA Server with serial Communication



**This week**


August 29, 2022

# Clock recovery and Readout (FM)





# DAQ Loops of Control?




**System version 0.1**  
 1-2 week of July  
 August 29, 2022


## DAQ Format

Created:	16 Mar 2021																																
Updated:	18 May 2022																																
Version:	v2.0																																
K/D	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0001	0x00						0x00						0x00						SOF (K.28.1)													
1	0000	14-bit Trigger Peak height										Channel #										DAPHNE #						Data Version#					
2	0000	20-bit PDS Reserved Bits																		12-bit WF length in Words													
3	0000	Packet Counter[31:0]																															
4	0000	Timestamp Waveform [31:0]																															
5	0000	Timestamp Waveform [63:32]																															
6	0000	T(2) [3:0]			T(1) [13:0]						T(0) [13:0]																						
7	0000	T(4) [7:0]			T(3) [13:0]						T(2) [13:4]						T(4) [13:8]																
8	0000	T(6) [11:0]			T(5) [13:0]						T(7) [13:0]						T(6) [13:12]																
9	0000	T(9) [1:0]			T(8) [13:0]						T(7) [13:0]						T(9) [13:2]																
10	0000	T(11) [5:0]			T(10) [13:0]						T(9) [13:2]						T(11) [13:6]																
11	0000	T(13) [9:0]			T(12) [13:0]						T(11) [13:6]						T(13) [13:10]																
12	0000	T(15) [13:0]			T(14) [13:0]						T(13) [13:10]						T(15) [13:14]																
13	0000	T(18) [3:0]			T(17) [13:0]						T(16) [13:0]						T(18) [13:12]																
142	0000	T(313) [1:0]			T(312) [13:0]						T(311) [13:0]						T(313) [13:12]																
143	0000	T(315) [5:0]			T(314) [13:0]						T(313) [13:12]						T(315) [13:16]																
144	0000	T(317) [9:0]			T(316) [13:0]						T(315) [13:16]						T(317) [13:20]																
145	0000	T(319) [13:0]			T(318) [13:0]						T(317) [13:20]						T(319) [13:24]																
146	0000	32-bit flex word																															
147	0000	BUSY Signal			CRC-20																		EOF (K.28.6)										
148	0001	0x00						0x00						0x00						IDLE (K.28.5)													


# Firmware Scheme



# Firmware Scheme Status



# Hardware Scheme



# Hardware Scheme Status

