DAPHNE at CERN

Integration and Status

Manuel Arroyave¹, on behalf of the DAPHNE WG

¹Universidad EIA-Colombia,

August 29, 2022





Introduction

- ▶ 2 activities are running in parallel at CERN concerning DAPHNE.
 - DAQ integration
 - Stand alone readout from coldboxes
- For sure we will need more than 4 DAPHNEs at CERN for ProtoDUNE II. The PD modules are unevenly distributed in APA 4. (Channel 5 is the only FBK Module)
- In the standalone setup, we use GbETH in the entire readout of the cold boxes (APA 1, 2, 3, 4) because, on the warm side, the cables don't reach the mini racks on top of the NP04.
- ▶ Timing interface has to be integrated again due to the upgrade they are making.









DUNE

3

DAQ Integration

- I'm preparing a new version of the timing Unitary Test using the enclustra board and a new protocol for the endpoint.
- Slow Control and DAQ slow communication: Hardware is already working using the Raspberry Pi OPC-UA server. (This is still the most probable solution due to the bugs of the OPC-UA in the STM)
- The OPC-UA server will be used for DAQ communication with DAPHNE using a different namespaces for each.

Activities

We are not prepared to check the system version of the readout with FELIX on the last Coldbox.

The new CRC will be tested this week using the old timing endpoint.



APA 2 PD characterization

VI curves have been taken using different methods

- Long time measurement.
- We obtain big error measuring the Breakdown Voltage this way.

Characterization Using the Gain

- We are planing to take different runs using different Voltages.
- ▶ We are able to calculate the Breakdown Voltage from the histograms.



Self trigger in Coldbox. Single PE

We've achieved the self trigger at the 16 counts level.

- ► We are using a moving average algorithm.
- ► This project is using same resources as the previous versions.





August 29, 2022



222-08-18-notimestamp-triggersuccesfull-16adc-counts.log



DUNE



222-08-18-notimestamp-triggersuccesfull-16adc-counts.log

Timing





PD Warm Electronics Activities at CERN (Manuel)

				Celdbox #1 APA1 Celdbox #2 APA2							Coldbox #3 APA4							
•	TADA	DUBATION	% COMPLETED	16/may	23/may	30/ma	dijun	13 jun	20/jun	27.jun	4 jul	11/jul	10.jul	21 <i>iju</i> l	1/490	a/ago	11/1go	22/sgo
-	Test DAPHNEs at CERN	- 1	100 %															
	Prepare the first readout for the blackbox	1			i i i i i i i i i													
	DAPHNE setup for Colora #1	2																
	Calibration of BIAS and Offset (Board #9)	2																
	APA 1 READOUT	1																
	APA 1 DATA ANALISIS	2																
	External Tripper (Zelymir fibers)	1																
	APA 2 READOUT 1st Cooldown	1	100 %						1									
	APA 2 Noise tests	1	100 %															
	APA 2 READOUT 2nd Cookdown	1	100 %															
	APA 2 READOUT 3rd Cookdown	1	100 %															
	APA 2 Noise tests	1	100 %															
	APA 2 DATA ANALISIS	1	100 %															
	APA 4 READOUT	1	100 %															
	APA 4 Noise tests	1	100 %															
	APA 4 Self Trigger (Concept test)	2	70 %															
	APA 4 Grounding Tests	1	100 %															
	DAD Integration																	
	Barriberry Po Server (Sina Control)		1005															
	Timino Intefondico Dint UT	2																
	Timing Intelligation Second UT	2	70.5															
	Preparation TOP NP34 DAPHNE V2 with Xavier	2	100 %															
	Triggering Scheme	8	70 %															
	Field Longback Test	2	100 %															
	FELIX Fake sender	1	100 %															
	FELIX streaming test	6	100 %															
	CDR Corrections and streaming optimization	4	90 %															
	FELIX 2 transceivers test	1	100 %										_					
	Different Studies on self tripper	8	90 %										1.1.1.1					
	Different studies on data Streaming	8	50 %															
	ST Fast ETH (Work with Jonathan E.)	1	50 %															
	Help Different Instrumentation Activities																	
	PD Assembly APA # 2	1	100 %															
	PD Instalation APA # 2	1																
	PD Assembly APA # 4	1																
	PD Instalation APA # 4	1	100 %															
	Standalone Grounding	1	100 %						1 1									
	PD - TPC Noise studies	2																
	PD Instalation APA # 2 (Pipe wrong)	1	100 %															
	Connecting asbles for bottom APAs	1	100 %															
	VD Instrumentation	1	100 %										1 1 1 1					
	DAPHNE DAQ Medifications	1	100 %															

10

LU(VE

References

- Description of the protocol change of the timing
- New Endpoint no CDR
- Gantt Diagram, PD Warm Electronics Activities at CERN (Manuel)





DAPHNE Connections



Di

Tested Connections



Dh

OPC-UA Server with serial Communication



Clock recovery and Readout (FM)



DAQ Loops of Control?

17



DH

DAQ Format

Control	10.14	-2024									
Created:	10 Mai	11/2/21									
Opdated:	18may	2022									
version:	V2.0	21 20 20 27 26 27 24		17 10 17 14							
0	0001	<u>31 30 29 28 27 20 25 24</u>	23 22 21 20 19 18	17 10 15 14	13 12 11 10 9 8	7 6 5 4 5 2 1 0 SOF (V29.1)					
1	0001	14 bit Trigger Beak	boight	Chappel #	DADENNE # Date Versions						
1	0000	14-ок тіудеі неак	20 kit DDC Reserved Dite	Charmer #	UAFI	12 bit WE locate in Words					
2	0000	00 20-bit PDS Keserved Bits 12-bit WF length in Words									
4	0000	Taker confider[31:0]									
5	0000	Timestamp Waveform [5:32]									
6	0000	T(2) [3:0]		T(0) [13:0]							
7	0000	T(4) [7:0]	,	T(3)[13:0]		T(2)[13:4]					
8	0000	T(6)[11:0]	,		T(5)[13:0]	T(4)[13:8]					
9	0000	T(9)[1:0]	T(8)[13:0]		T(7)[13:0]	T(6)[13:12]					
10	0000	T(11)[5:0]	T(10)[13:0]			T(9)[13:2]					
11	0000	T(13)[9:0]		T(12)[13:0]		T(11)[13:6]					
12	0000	T(15)[13:0]			T(14)[13:0]	T(13)[13:10]					
13	0000	T(18) [3:0]	T(17) [13:0]			T(16) [13:0]					
142	0000	T(313)[1:0]	T(312)[13:0]		T(311)[13:0]	T(310)[13:12]					
143	0000	T(315)[5:0]	T(314)[13:0]			T(313)[13:2]					
144	0000	T(317)[9:0]		T(316)[13:0]		T(315)[13:6]					
145	0000	T(319)[13:0]			T(318)[13:0]	T(317)[13:10]					
146	0000			32-bit flex word							
147	0000	BUSY Signal	CRC-1	-20		EOF (K.28.6)					
148	0001	0x00	0x00		0x00	IDLF (K 28.5)					
140			1 0400	1	0.000	in the (Matorio)					



Firmware Scheme





19 August 29, 2022

Firmware Scheme Status



20 August 29, 2022

Hardware Scheme



August 29, 2022

Hardware Scheme Status



August 29, 2022