



DUNE FD2-VD BDE FDR QA/QC, ESD, HWDB

Vladimir Tishchenko

05/16/2023



BDE QA/QC, ESD, HWDB documentation

Charge question #10. Has the QC plan document been produced, including a comprehensive ASIC and board ESD handling procedure?

- BDE QA plan: https://edms.cern.ch/document/2606690 (TDR, see section 1.3)
- BDE QC plan: https://edms.cern.ch/document/2815079
 - FEMB QA/QC presentation at ASICs PRR <u>https://indico.fnal.gov/event/59429/contributions/265862/attachments/166717/222170/DUNE%20FEMB</u> <u>%20QAQC_v2.pdf</u>
- BDE ESD protection and control: <u>https://edms.cern.ch/document/2782612</u>
 - ASIC ESD presentation at ASICs PRR: <u>https://indico.fnal.gov/event/59429/contributions/265867/attachments/166715/222169/DUNE%20ASIC%</u> <u>20Test-Stand.pdf</u>



BDE QC plan

Charge question #10. Has the QC plan document been produced, including a comprehensive ASIC and board ESD handling procedure?

https://edms.cern.ch/document/2815079

DUNE FD1 Time Projection Chamber (TPC) Electronics and FD2 Bottom Drift Electronics (BDE) Quality Control PlanPURPOSE AND

Time Projection Chamber (TPC) Electronics and FD2 Bottom Drift Electronics (BDE) Quality Control PlanPURPOSE AN

Table of Contents

Document A	Document Approvals1-1		
Revision History and Version Control1-2			
List of Figure	List of Figures		
List of Tables	s1	1-7	
1 PURPOS	SE AND SCOPE1	1-8	
1.1 Pu	rpose	1-8	
1.2 Sco	ope1	1-8	
2 Represe	entatives and Responsibilities2-	-13	
2.1 Te	chnical Lead2-	-13	
2.2 Co	nsortia Lead2-	-13	
2.3 TB	D, DUNE QA Representative, Affiliation2-	-14	
3 Docume	ent Control3-	-14	
3.1 De	sign Files	-14	
3.2 Fir	mware and Software	-15	
4 Components Requiring QC Inspection and Test			
4 Compor	nents Requiring QC Inspection and Test4-	-15	
4 Compor 4.1 AS	nents Requiring QC Inspection and Test	·15 ·15	
4 Compor 4.1 AS 4.1.1	nents Requiring QC Inspection and Test4- IICs4- LArASICs4-	-15 -15 -15	
4 Compor 4.1 AS 4.1.1 4.1.2	nents Requiring QC Inspection and Test	-15 -15 -15 -18	
4 Compose 4.1 AS 4.1.1 4.1.2 4.1.3	ArASICs	-15 -15 -15 -18 -19	
4 Compose 4.1 AS 4.1.1 4.1.2 4.1.3 4.2 CE	Anter the second	-15 -15 -15 -18 -19 -22	
4 Compor 4.1 AS 4.1.1 4.1.2 4.1.3 4.2 CE 4.2.1	ArASICS	-15 -15 -15 -18 -19 -22 -22	
4 Compor 4.1 AS 4.1.1 4.1.2 4.1.3 4.2 CE 4.2.1 4.3 FEI	Anter a second s	-15 -15 -15 -18 -19 -22 -22 -22	
4 Compor 4.1 AS 4.1.1 4.1.2 4.1.3 4.2 CE 4.2.1 4.3 FEI 4.3.1	Anter a sequiring QC Inspection and Test	-15 -15 -15 -18 -19 -22 -22 -22 -23	
4 Compor 4.1 AS 4.1.1 4.1.2 4.1.3 4.2 CE 4.2.1 4.3 FEI 4.3.1 4.3.2	Annual Performance of the second seco	-15 -15 -15 -18 -19 -22 -22 -22 -22 -23 -24	
4 Compor 4.1 AS 4.1.1 4.1.2 4.1.3 4.2 CE 4.2.1 4.3 FEI 4.3.1 4.3.2 4.3.3	Anter and the second se	-15 -15 -15 -18 -19 -22 -22 -22 -22 -23 -24 -25	
4.1 AS 4.1.1 4.1.2 4.1.3 4.2 CE 4.2.1 4.3 FEI 4.3.1 4.3.2 4.3.3 4.3.4	Annexis Requiring QC Inspection and Test	-15 -15 -15 -18 -19 -22 -22 -22 -22 -23 -24 -25 -28	
 4. Comport 4.1 AS 4.1.1 4.1.2 4.1.3 4.2 CE 4.2.1 4.3 FEI 4.3.1 4.3.2 4.3.3 4.3.4 4.3.5 	Annexis Requiring QC Inspection and Test	-15 -15 -15 -18 -19 -22 -22 -22 -22 -23 -24 -25 -28 -28	

4.3	3.7	Reception at SURF
4.4	CR	P Patch Panels (FD-2)4-30
4.4	1.1	Continuity check4-30
4.5	Col	d Cables4-30
4.5	i.1	Sample testing4-31
4.5	i.2	Visual inspection4-33
4.6	WI	Bs4-33
4.6	5.1	PCB reception check4-34
4.6	i.2	Post-assemby check4-35
4.6	i.3	Functionality check4-36
4.7	РТС	Cs4-38
4.7	.1	PCB reception check4-38
4.7	.2	Post-assembly check4-39
4.7	.3	Functionality check4-40
4.8	Fee	dthrough Flanges4-40
4.8	8.1	Reception check
4.8	8.2	Leak check4-41
4.9	Pov	ver and Timing Backplanes (PTBs)4-42
4.9	9.1	Visual inspection4-42
4.10	Wa	rm filters
4.11	Fee	dthrough Flange/WIEC/PTB Assembly4-43
4.1	1.1	Continuity check4-43
4.1	1.2	Walk-through check
4.1	1.3	Reception test
4.1	1.4	Continuity check
4.12	Cab	ole trays
4.13	Cab	ole strain relief fixtures
4.14	X-s	hape spool pieces
4.1	4.1	Reception check
4.15	Cor	nmercial Items to be used outside the cryostats

4.15.1	Description	4-46
4.16 F	D-1 installation	4-46
4.16.1	ColdbBox test	4-47
4.16.2	CE post-install test	4-47
4.17 F	D-2 installation	4-48
5 Datab	ase Interface Description	5-49
6 Defini	tions and Acronyms	6-10
o Dellin		-45
References		6-1

FD1 Time Projection Chamber (TPC) Electronics and FD2 Bottom Drift Electronics (BDE) Quality Control PlanPURPOSE AND S

Long-Baseline Neutrino Facility (LBNF) / Deep Underground Neutrino Experiment (DUNE) - US



BDE QC plan – key components

- Off-the-shelf items: quality certificates, reputable vendors, reception inspection.
- Custom built products: reputable certified vendors. Fabrication and validation of pre-production quantity of final design products.
- Train and qualify the QC testing personnel.
- Design and produce tools and equipment for QC testing (e.g. RTS, mobile Test Setups, ASICs test board, etc.).
- Develop the QC testing software.
- Develop and document the QC testing procedures and acceptance criteria.
- Develop the assembling, handling, installation, shipping, transportation, etc. procedures (inc. ESD control and prevention).
- QC test and characterize both individual components (as needed), subassemblies, system tests.
- Analyze the information collected during the QC processes.
- Record the test results to DUNE HardWare DataBase (HWDB) and archive the raw data from QC tests for future reference. Part serialization.
- Review the results of QC process at regular intervals and develop corrective actions.
- Feed back the QC testing information to manufacturers to implement corrective actions and achieve the required quality level of deliverables.
- Coordinate the work between different QC testing sites; assure that the QC procedures are applied uniformly across the various sites involved in detector construction, installation, integration.
- Organize QC meetings to share experience between different testing sites, discuss problems, develop corrective action, etc.
- Report to the DUNE management on the results and progress of QC testing.
- Review and, if necessary, update the QC testing procedures.
- Continuous engineering support during production and QC testing.



DUNE TPC electronics PID

	Α	В	C D	E	F G	Н	
1 IMPC	ORTANT ·	It is strongly advised not to use commas or any quotatio	n marks to avoid parsing errors				
2 THE	USE OF E	MPTY (BLUE) ROWS IS ENTIRELY AT YOUR DISCRETION					
з Colo	or		Ready for implementation in the parts identifier DB				
4		Still under discussion - not to be implemented in the parts identifier DB					
5			Already implemented in the parts identifier DB - still in use				
6			Already implemented in the part	s identifier DB - obsolete,	do not use		
7 Proj	ject	System Name	System ID Subsystem Name	Subsystem ID Item Type	Name Item Type ID	Notes	
8							
9 D		FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	> 081LArASIC	001 P5 version pre	prodution 1	0001 Front end amplifier ASIC P5 version (chips from first pre-produc	
10 D		FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081LArASIC	001 P5B version pr	eproduction 1	0002 Front end amplifier ASIC P5B version (chips from first pre-produ	
11 D		FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081LArASIC	001 to be decided		0003 Front end amplifier ASIC (chips from second pre-production)	
12 D		FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081LArASIC	001 to be decided		0004 because expected serial range may exceed FFFF.	
13 D		FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081LArASIC	001 to be decided		0005 because expected serial range may exceed FFFF	
14							
15 D		FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081 ColdADC	002 P2 version pre	production	0001 Cold digitizer ASIC (chips from pre-production run)	
16 D		FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081ColdADC	002 P2 version bate	ch 1	0002 the production sequence	
17 D		FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081ColdADC	002 P2 version bate	ch 2	0003 the production sequence	
18 D		FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081 ColdADC	002 P2 version bate	ch 3	0004 the production sequence	
19							
20 D		FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081 COLDATA	003 E4 version prej	production	0001 Cold data serializer ASIC (chips from pre-production run)	
21 D		FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081 COLDATA	003 E4 version bate	ch 1	0002 depending on the production sequence	
22 D		FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081 COLDATA	003 E4 version bate	ch 2	0003 depending on the production sequence	
23 D		FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081 <mark>COLDATA</mark>	003 E4 version bate	ch 3	0004 depending on the production sequence	
24							
25 D		FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081LArASIC wafers	005 LArASIC P5+P5	B version	0001 First preproduction of LArASIC wafers with both P5 and P5B ver	
26 <mark>D</mark>		FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081LArASIC wafers	005 LArASIC to be o	decided	0002 Second preproduction of LARASIC wafers with only the xxx versi	
27 D		FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081LArASIC wafers	005 LArASIC to be o	decided	0003 Production LArASIC wafers	
28							
29 D		FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081 DUNE_COLD wafers	006 ColdADC_P2+C	OLDATA_E4	0001 Preproduction wafers with ColdADC_P2 and COLDATA_E4 chip	
30 D		FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081 DUNE_COLD wafers	006 ColdADC_P2+C	OLDATA_E4	0002 Production wafers with ColdADC_P2 and COLDATA_E4 chips	
31							
32 D		FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081 FPGAs	008 WIB FPGA		0001 First version of FPGA for the WIBs	
33 <mark>D</mark>		FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081 FPGAs	008 PTC FPGA		0011 First version of FPGA for the PTCs (not implemented yet becaus	
34 D		FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081 FPGAs	008 Test board FPG	A	0021 First version of FPGA for the test boards	
35							
36 D		FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081 FEMB	011 FEMB prototyp	e FD1 FEMB v1	0001 First monolithic prototype FEMB with LARASIC P5 ColdADC P2 a	
37 D		FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081 FEMB	011 FEMB prototyp	e FD1 FEMB v2	0002 Second monolithic prototype FEMB with LARASIC P5 ColdADC P	
38 D		FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081 FEMB	011 SAMTEC FEMB	FD1	0011 ProtoDUNE-II FEMB with LARASIC P5 ColdADC P2 and COLDATA	
39 D		FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081 FEMB	011 MiniSAS FEMB	FD2	0021 ProtoDUNE-II FEMB with LARASIC P5 ColdADC P2 and COLDATA	
40							
41 D		FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081 FEMB components	012 Printed circuit	board FD1 FEMB v1	0001 PCB for first monolithic prototype FEMB with LARASIC P5 ColdA	
42 D		FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081 FEMB components	012 Printed circuit	board FD1 FEMB v2	0002 PCB for second monolithic prototype FEMB with LARASIC P5 Co	
					•		



ESD control and prevention plan

Key elements:

- 1. Design in protection designing to be as robust as reasonable from the effects of ESD.
- 2. Define the level of control needed for DUNE TPC electronics.
- **3.** Setup electrostatic protected areas (EPAs) in which we will be handling ESD susceptible (ESDS) items.
- **4. Automate** the QC testing process (Robotic Test Station) to minimize human intervention.
- 5. Dissipate and neutralize electric charge by grounding and the use of conductive and dissipative static control materials (wrist bands, antistatic mats).
- 6. Reduce Electrostatic charge generation by reducing and eliminating static generating processes.
- 7. Protect products from ESD with proper grounding or shunting and the use of static control packaging and material handling products.
- 8. Define procedures (QC testing, handling, transportation, installation).
- 9. Train personnel.



https://edms.cern.ch/document/2782612

Electrostatic Discharge control for TPC electronics

PURPOSE ANI

Table of Contents

R	evision	History and Version Control
D	ocume	nt Approvals
1	PU	RPOSE AND SCOPE
	1.1	Purpose
	1.2	Scope 1-2
2	Def	initions
3	Inti	roduction
4	Ove	erview of CE ESD protection
5	ASI	Cs
6	CE	boxes (with FEMBs)
	6.1	Bench testing
	6.2	CE box installation on APA (FD-1)
	6.3	CE box installation on CRP (FD-2)
7	AP	A handling with CE boxes installed (FD-1)
8	CR	P handling with CE boxes installed (FD-2)
9	Ref	erences





Summary

- BDE consortium has a comprehensive QC plan in place in order to produce quality CE parts that meet the requirements of the DUNE experiment.
 - QC testing at MSU, LBNL, UC-Irvine, Fermilab, U. Cincinnati, Iowa State U., U. Florida, U. Pennsylvania, BNL, CRP production sites, SURF.
 - Work in progress on developing a software interface/procedures/tools for uploading the QC test results to the centralized DUNE Hardware Database (HWDB).
- BDE consortium has a plan in place for continuous ESD control and prevention ASICs -> FEMBs -> CE boxes -> Shipping -> Installation -> APA/CRP handling (as a single document now – in response to previous review recommendation).

