

DUNE FD2-VD BDE FDR QA/QC, ESD, HWDB

Vladimir Tishchenko

05/16/2023



@BrookhavenLab

BDE QA/QC, ESD, HWDB documentation

Charge question #10. Has the QC plan document been produced, including a comprehensive ASIC and board ESD handling procedure?

- BDE QA plan: <https://edms.cern.ch/document/2606690> (TDR, see section 1.3)
- BDE QC plan: <https://edms.cern.ch/document/2815079>
 - FEMB QA/QC presentation at ASICs PRR
https://indico.fnal.gov/event/59429/contributions/265862/attachments/166717/222170/DUNE%20FEMB%20QAQC_v2.pdf
- BDE ESD protection and control: <https://edms.cern.ch/document/2782612>
 - ASIC ESD presentation at ASICs PRR:
<https://indico.fnal.gov/event/59429/contributions/265867/attachments/166715/222169/DUNE%20ASIC%20Test-Stand.pdf>

BDE QC plan

Charge question #10. Has the QC plan document been produced, including a comprehensive ASIC and board ESD handling procedure?

<https://edms.cern.ch/document/2815079>

DUNE FD1 Time Projection Chamber (TPC) Electronics and FD2 Bottom Drift Electronics (BDE) Quality Control PlanPURPOSE AND SCOPE

Table of Contents

Document Approvals	1-1
Revision History and Version Control	1-2
List of Figures	1-6
List of Tables	1-7
1 PURPOSE AND SCOPE.....	1-8
1.1 Purpose	1-8
1.2 Scope	1-8
2 Representatives and Responsibilities.....	2-13
2.1 Technical Lead.....	2-13
2.2 Consortia Lead	2-13
2.3 TBD, DUNE QA Representative, Affiliation.....	2-14
3 Document Control.....	3-14
3.1 Design Files.....	3-14
3.2 Firmware and Software.....	3-15
4 Components Requiring QC Inspection and Test.....	4-15
4.1 ASICs.....	4-15
4.1.1 LArASICs	4-15
4.1.2 ColdADCs.....	4-18
4.1.3 COLDATAs.....	4-19
4.2 CE boxes for FEMBs.....	4-22
4.2.1 Reception check.....	4-22
4.3 FEMB	4-22
4.3.1 PCB reception check.....	4-23
4.3.2 Post-assembly FEMB checkout.....	4-24
4.3.3 Functionality check at warm	4-25
4.3.4 Functionality check in cold.....	4-28
4.3.5 FEMB installation to CE boxes.....	4-28
4.3.6 Storing and shipping.....	4-29

Time Projection Chamber (TPC) Electronics and FD2 Bottom Drift Electronics (BDE) Quality Control PlanPURPOSE AND SCOPE

4.3.7 Reception at SURF.....	4-29
4.4 CRP Patch Panels (FD-2).....	4-30
4.4.1 Continuity check.....	4-30
4.5 Cold Cables.....	4-30
4.5.1 Sample testing.....	4-31
4.5.2 Visual inspection	4-33
4.6 WIBs.....	4-33
4.6.1 PCB reception check.....	4-34
4.6.2 Post-assembly check.....	4-35
4.6.3 Functionality check.....	4-36
4.7 PTCs.....	4-38
4.7.1 PCB reception check.....	4-38
4.7.2 Post-assembly check.....	4-39
4.7.3 Functionality check.....	4-40
4.8 Feedthrough Flanges.....	4-40
4.8.1 Reception check.....	4-41
4.8.2 Leak check	4-41
4.9 Power and Timing Backplanes (PTBs).....	4-42
4.9.1 Visual inspection	4-42
4.10 Warm filters	4-42
4.11 Feedthrough Flange/WIEC/PTB Assembly	4-43
4.11.1 Continuity check.....	4-43
4.11.2 Walk-through check	4-43
4.11.3 Reception test	4-44
4.11.4 Continuity check.....	4-45
4.12 Cable trays.....	4-45
4.13 Cable strain relief fixtures	4-45
4.14 X-shape spool pieces.....	4-45
4.14.1 Reception check.....	4-45
4.15 Commercial items to be used outside the cryostats.....	4-46

FD1 Time Projection Chamber (TPC) Electronics and FD2 Bottom Drift Electronics (BDE) Quality Control PlanPURPOSE AND SCOPE

4.15.1 Description	4-46
4.16 FD-1 installation	4-46
4.16.1 ColdBox test	4-47
4.16.2 CE post-install test.....	4-47
4.17 FD-2 installation	4-48
5 Database Interface Description.....	5-49
6 Definitions and Acronyms.....	6-49
References	6-1

BDE QC plan – key components

- Off-the-shelf items: quality certificates, reputable vendors, reception inspection.
- Custom built products: reputable certified vendors. Fabrication and validation of pre-production quantity of final design products.
- Train and qualify the QC testing personnel.
- Design and produce tools and equipment for QC testing (e.g. RTS, mobile Test Setups, ASICs test board, etc.).
- Develop the QC testing software.
- Develop and document the QC testing procedures and acceptance criteria.
- Develop the assembling, handling, installation, shipping, transportation, etc. procedures (inc. ESD control and prevention).
- QC test and characterize both individual components (as needed), subassemblies, system tests.
- Analyze the information collected during the QC processes.
- Record the test results to DUNE HardWare DataBase (HWDB) and archive the raw data from QC tests for future reference. Part serialization.
- Review the results of QC process at regular intervals and develop corrective actions.
- Feed back the QC testing information to manufacturers to implement corrective actions and achieve the required quality level of deliverables.
- Coordinate the work between different QC testing sites; assure that the QC procedures are applied uniformly across the various sites involved in detector construction, installation, integration.
- Organize QC meetings to share experience between different testing sites, discuss problems, develop corrective action, etc.
- Report to the DUNE management on the results and progress of QC testing.
- Review and, if necessary, update the QC testing procedures.
- Continuous engineering support during production and QC testing.

DUNE TPC electronics PID

A	B	C	D	E	F	G	H	
1	IMPORTANT	It is strongly advised not to use commas or any quotation marks to avoid parsing errors						
2	THE USE OF EMPTY (BLUE) ROWS IS ENTIRELY AT YOUR DISCRETION							
3	Color	Ready for implementation in the parts identifier DB						
4		Still under discussion - not to be implemented in the parts identifier DB						
5		Already implemented in the parts identifier DB - still in use						
6		Already implemented in the parts identifier DB - obsolete, do not use						
7	Project	System Name	System ID	Subsystem Name	Subsystem ID	Item Type Name	Item Type ID	Notes
9	D	FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081	LArASIC	001	P5 version preproduction 1	0001	Front end amplifier ASIC P5 version (chips from first pre-prod
10	D	FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081	LArASIC	001	P5B version preproduction 1	0002	Front end amplifier ASIC P5B version (chips from first pre-prod
11	D	FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081	LArASIC	001	to be decided	0003	Front end amplifier ASIC (chips from second pre-production)
12	D	FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081	LArASIC	001	to be decided	0004	because expected serial range may exceed FFFF
13	D	FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081	LArASIC	001	to be decided	0005	because expected serial range may exceed FFFF
15	D	FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081	ColdADC	002	P2 version preproduction	0001	Cold digitizer ASIC (chips from pre-production run)
16	D	FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081	ColdADC	002	P2 version batch 1	0002	the production sequence
17	D	FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081	ColdADC	002	P2 version batch 2	0003	the production sequence
18	D	FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081	ColdADC	002	P2 version batch 3	0004	the production sequence
20	D	FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081	COLDATA	003	E4 version preproduction	0001	Cold data serializer ASIC (chips from pre-production run)
21	D	FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081	COLDATA	003	E4 version batch 1	0002	depending on the production sequence
22	D	FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081	COLDATA	003	E4 version batch 2	0003	depending on the production sequence
23	D	FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081	COLDATA	003	E4 version batch 3	0004	depending on the production sequence
25	D	FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081	LArASIC wafers	005	LArASIC P5+P5B version	0001	First preproduction of LArASIC wafers with both P5 and P5B ver
26	D	FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081	LArASIC wafers	005	LArASIC to be decided	0002	Second preproduction of LArASIC wafers with only the xxx versi
27	D	FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081	LArASIC wafers	005	LArASIC to be decided	0003	Production LArASIC wafers
29	D	FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081	DUNE_COLD wafers	006	ColdADC_P2+COLDATA_E4	0001	Preproduction wafers with ColdADC_P2 and COLDATA_E4 chip
30	D	FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081	DUNE_COLD wafers	006	ColdADC_P2+COLDATA_E4	0002	Production wafers with ColdADC_P2 and COLDATA_E4 chips
32	D	FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081	FPGAs	008	WIB FPGA	0001	First version of FPGA for the WIBs
33	D	FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081	FPGAs	008	PTC FPGA	0011	First version of FPGA for the PTCs (not implemented yet becaus
34	D	FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081	FPGAs	008	Test board FPGA	0021	First version of FPGA for the test boards
36	D	FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081	FEMB	011	FEMB prototype FD1 FEMB v1	0001	First monolithic prototype FEMB with LArASIC P5 ColdADC P2 a
37	D	FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081	FEMB	011	FEMB prototype FD1 FEMB v2	0002	Second monolithic prototype FEMB with LArASIC P5 ColdADC P
38	D	FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081	FEMB	011	SAMTEC FEMB FD1	0011	ProtoDUNE-II FEMB with LArASIC P5 ColdADC P2 and COLDATA
39	D	FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081	FEMB	011	MiniSAS FEMB FD2	0021	ProtoDUNE-II FEMB with LArASIC P5 ColdADC P2 and COLDATA
41	D	FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081	FEMB components	012	Printed circuit board FD1 FEMB v1	0001	PCB for first monolithic prototype FEMB with LArASIC P5 ColdA
42	D	FD1-HD TPC Electronics and FD2-VD Bottom Drift Electr	081	FEMB components	012	Printed circuit board FD1 FEMB v2	0002	PCB for second monolithic prototype FEMB with LArASIC P5 Co

ESD control and prevention plan

<https://edms.cern.ch/document/2782612>

Key elements:

1. **Design in protection** – designing to be as robust as reasonable from the effects of ESD.
2. **Define the level of control** needed for DUNE TPC electronics.
3. **Setup electrostatic protected areas (EPAs)** in which we will be handling ESD susceptible (ESDS) items.
4. **Automate** the QC testing process (Robotic Test Station) to minimize human intervention.
5. **Dissipate and neutralize** electric charge by grounding and the use of conductive and dissipative static control materials (wrist bands, antistatic mats).
6. **Reduce Electrostatic charge generation** by reducing and eliminating static generating processes.
7. **Protect products** from ESD with proper grounding or shunting and the use of static control packaging and material handling products.
8. **Define procedures** (QC testing, handling, transportation, installation).
9. **Train personnel.**

Electrostatic Discharge control for TPC electronics


PURPOSE AND

Table of Contents

Revision History and Version Control	1-1
Document Approvals	1-1
1 PURPOSE AND SCOPE	1-2
1.1 Purpose	1-2
1.2 Scope	1-2
2 Definitions	2-3
3 Introduction	3-4
4 Overview of CE ESD protection	4-5
5 ASICs	5-7
6 CE boxes (with FEMBs)	6-10
6.1 Bench testing	6-11
6.2 CE box installation on APA (FD-1)	6-12
6.3 CE box installation on CRP (FD-2)	6-13
7 APA handling with CE boxes installed (FD-1)	7-14
8 CRP handling with CE boxes installed (FD-2)	8-14
9 References	9-1

ESD protection for ASICs / CE boards

- Keep ASICs / CE boards (FEMB, WB, FPC, etc.) and everything that comes in close proximity to them at ESD ground potential.
 - Any person handling ASICs / CE boards must be grounded either with a wrist strap or ESD protective footwear, used in conjunction with conductive or dissipative flooring or floor mats.
 - The work surface where ASICs / CE boards are placed for handling, processing, testing, and so forth, must be made of static dissipative material and be grounded to ESD ground.
 - All insulator materials after must be removed from the work area or they must be neutralized with an ionizer.
 - When generating devices should be secured up with an ESD protective mesh.
 - When ASICs / CE boards are being stored, transferred between operators or technicians, or shipped, they must be maintained in a static shield container unless under surface shielding the ASICs in static dissipation.
- Standard ANSI/ESD S6.1 recommends
1. Covering all components of the workstation and personnel with the same static ground path.
 2. Connecting the common point ground to the equipment grounding conductor or the third-wire electrical ground connection.
- Any work on DUNE ASICs (Installation in sockets, inspection, testing, etc.) must be performed only at ESD safe workstation designed according to the above guidelines. The work must be performed by trained personnel.



Summary

- BDE consortium has a comprehensive QC plan in place in order to produce quality CE parts that meet the requirements of the DUNE experiment.
 - QC testing at MSU, LBNL, UC-Irvine, Fermilab, U. Cincinnati, Iowa State U., U. Florida, U. Pennsylvania, BNL, CRP production sites, SURF.
 - Work in progress on developing a software interface/procedures/tools for uploading the QC test results to the centralized DUNE Hardware Database (HWDB).
- BDE consortium has a plan in place for continuous ESD control and prevention – ASICs -> FEMBs -> CE boxes -> Shipping -> Installation -> APA/CRP handling (as a single document now – in response to previous review recommendation).