Longevity Qualification and Stability Test Workshop

Capacitor Robustness in LAr

Marcos Turqueti LBNL

Typical MLCC Capacitor Structure



Ceramic body
 Electrode(Ni/Cu*)
 Plating(Ni)
 Termination(Cu or Cu+Metal Epoxy)
 Plating(Sn)

* Internal Cu electrode is only applied to limited products.

*Samsung Electro-Mechanics

 Termination: Palladium Silver, Solder Plated Over Nickel, Tin over Nickel Plated, and Gold over Nickel Plated Typical MLCC capacitors used in cold electronics :

A) High dielectric constant type (Ba2TiO3) (Class 2) : Eg. XR7

- Can work at cryogenic temperatures
- Best suited for coupling (DC blocking) and power supply bypassing
- Temperature drift
- These capacitors age because the crystal structure they have when they are made slowly changes to another, lower K form, over time
- B) Temperature compensating type (CaZrO3) (Class1) : Eg. COG
 - One of the most stable capacitor dielectrics available
 - Capacitance change with temperature is 0 ±30ppm/°C
 - Typical capacitance change with life is less than ±0.1% for COG

Typical Degradation Mechanisms



Cryogenic liquid fills the crack, further damaging it during thermal cycling



<u> </u>	

HV Capacitor are less likely to short due to cracks

- Lower coefficient of thermal expansion
- Thinner geometrics are desirable



Most cracks happen close to the contacts resulting in capacitance change and noise



Cracks that cross both electrodes can short the capacitor



If warping happens while the component is active it can short it as it decreases its dielectric strength

Typical Degradation Mechanisms

Type 2 capacitors

- Extreme increase of ESR capacitors can lead to failure due to heating caused by current or voltage spikes
- Current spikes with a duration of less than 1 µs might cause rather significant increase in the temperature of small elements due to adiabatic conditions of heating, at which all energy generated in the element goes to increase its temperature proportional to the square of the current amplitude [7].











Variation of Impedance with Chip Size

Typical Degradation Causes



Pd/Ag termination and plated terminations show large differences in thermal shock due to the rate at which the heat transfer occurs across the termination.

Recommended Components

• Temperature compensating type (class 1); COG/NPO

PCB Material

Dielectric Material	Thermal Conductivity (W/m·K)	CTE (ppm/°C)
FR-E/E-glass	0.3 to 0.4	XY: 16/20 Z:60
Polyimide	0.2 to 0.4	XY: 15/19 Z:55
PTFE Ceramic (RO3000)	0.5 to 0.66	XY: 17 Z:25
Non-PTFE Ceramic (RO3000)	0.6 to 0.65	XY: 12/16 Z:50

*A maximum of 0.1mm deflection for each cm of board segment may be allowed.

High Bending Strength(Automotive)



Fail Safe(Soft Termination 5mm)



The thermal/mechanical stress on the chip can be reduced by the ductile properties of Soft Termination. It is also resistant to stress caused by board bending. Designed to prevent circuit malfunction in the case of an internal shunt caused by a crack occurs in an MLCC.

Recommended Components

List of resistors utilized, characteristics at 300K							
MFG	Value xF	Size (a)	% (b)	Technology			
CGA4C2C0G2A102J060AA	1n	0805	±5	NP0/C0G, MLCC, 100V (1)			
CGA4J3C0G2E103J125AA	10n	0805	±5	NP0/COG, MLCC , 250V (2) (3) (4)			
CGA4J1X7S1E106K125AC	10u	0805	±10	X7S, MLCC , 25V (3)			
22201C106MAT2A	10u	2220	±10	X7R, MLCC , 100V (4)			





voltage rating, or size add a class 1 in parallel
Utilize small footprints when possible 0805 at

Utilize small footprints when possible 0805 and smaller

• If class 2 is necessary due to capacitance value,

- Voltage rating should be at least twice the operating voltage at LAr, ideally five times if possible
- Capacitors should be of the High Bending Strength type

(a) Top view of the board, and (b) bottom view of the same board.

Soldering Methods and Materials

<u>Wave Soldering</u>: Not recommended due to thermal shock very rapid rates of heat transfer from preheat to the actual solder bath. This soldering technique has therefore the largest temperature gradients and is the most difficult to process.

<u>Infrared (IR) and Hot Plate</u> : are recommend with pre-heating. For IR reflow, heat conducts from the substrate to component land patterns where the screened paste reflows to form the solder joints. The maximum rate of use or cool down of temperature in an IR or hot plate reflow profile should be 4°C/sec.

<u>PbSn alloy:</u> is able to operate at cryogenic temperatures and maintains its ductility if it has high Pb content. However, as Sn content increases up to more than 40%, the alloy becomes brittle at cryogenic temperatures. PbSn alloy containing Sb can mitigate this issue. Suggested alloys $(Pb_{90}Sn_{10}), (Pb_{80}Sb_{15}Sn_5)$, and $(Pb_{93.5}Sn_5Ag_{1.5})$. <u>Pure indium or indium alloys:</u> Compared to standard PbSn alloy, have shown to be much better at cryogenic temperatures due to the greater ductility and longer lifetime. Suggested In99 (pure), and $In_{50}Sn_{50}$ (low melting point)

Testing and Capacitor Evaluation

- Testing can be performed in a specially design board containing up to 1000 parts
- Evaluation of parameters such as capacitance and ESR can be monitored continuously or before and after test while in LAr
- Slow charge and discharge of the capacitors should be performed at 10Hz cycles
- Fast transients should be evaluated with frequency components up to 100MHz
- Number of hours should be related to the frequency of transients and charge/discharge cycles of the capacitors

If nothing is neglect and the best arrangements are made boards operating in liquid Argon have been proven to perform reliably for 10 year +

REFERENCES

[1] Parameters Important For Surface Mount Applications Of Multilayer Ceramic Capacitors, Bharat S. Rawal Kumar Krishnamani John Maxwell, AVX Corporation.

[2] T. L. Baker and S. W. Freiman, "Fracture Behavior in Ceramics Used in Multilayer Capacitors," in Proceedings of the Third U.S.-Japan Seminar on Dielectric and Piezoelectric Materials, Toyoma, Japan, 1986.

[3] F. Teyssandier, D. Prêle. Commercially Available Capacitors at Cryogenic Temperatures. Ninth International Workshop on Low Temperature Electronics - WOLTE9, Jun 2010, Guaruja, Brazil.

[4] Alexander Teverovsky, Cracking Problems in Low-Voltage Chip Ceramic Capacitors, NASA A Electronic Parts and Packaging (NEPP) Program.

[5] H. Gui *et al.*, "Review of Power Electronics Components at Cryogenic Temperatures," in *IEEE Transactions on Power Electronics*, vol. 35, no. 5, pp. 5144-5156, May 2020, doi: 10.1109/TPEL.2019.2944781.

[6] R. W. Chang and F. P. McCluskey, "Reliability assessment of indium solder for low temperature electronic packaging," Cryogenics, vol. 49, no. 11, pp. 630–634, 2009.

[7] ALEXANDER TEVEROVSKY, "AN APPROACH TO RELIABILITY TESTING OF HIGH-VOLTAGE DRIVERS AT CRYOGENIC TEMPERATURES", NASA ELECTRONIC PARTS AND PACKAGING PROGRAM (NEPP) CRYOGENIC TEMPERATURES, NASA REPORT, OCTOBER 2005.