

# PTCv4 Status at ICEBERG


Adrian Nikolica

25 January 2024



# What is PTC?


- Power and Timing Card
  - Provides Warm Interface Boards (WIBs) with 12V power on backplane (Power and Timing Backplane, or PTB)
  - Distributes DUNE timing master clock and data (62.5MHz) to WIB over PTB
  - Priority encodes WIB transmission back to timing master (one WIB at a time)






# Introduction

- Reasons for re-designing the PTC:
  - Monitoring of local voltages and temperatures
  - Slow Control (SC) interface
  - DUNE Detector Safety System (DDSS) interface, or DUNE cold electronics interlock (CE Interlock)
  - Individual WIB control\* and/or communications



PTCv3B



PTCv4

Documents:


<https://edms.cern.ch/document/2893862/1>

<https://edms.cern.ch/document/2339398/2>



# PTCv4: external interfaces

- 48V in
- Bristol timing system via 1000Base-BX SFP
- Slow Control via Ethernet over 1000Base-LX SFP
- DDSS via EtherCAT over 100Base-FX SFP
- WIB Interfaces
  - 12V out to WIB
  - Timing clock and data out to WIB
  - Timing transmit from WIB
  - I2C to/from WIB
- SoC functions:
  - Power sequencing and control
  - GbE to SC
  - UART communications to EtherCAT microcontroller
  - I2C power monitoring (local, and WIB)
  - Minimal timing endpoint interface





PCB image exported from Cadence (populated)  
NOTE: **BLUE** = new feature



# Powering a WIB



- Carefully checked new interfaces
  - Level translation on backplane addressing and timing priority encode
  - Power sequencing
- Powering works, expected current consumption measured
- “Noise” test conducted at CERN





# Timing tests


- PTC timing distribution:
  - Have the ability to generate a test clock
  - Or use the fiber connection from timing master for DCSK stream
- Transmission back to timing master:
  - Timing information is only passed through in hardware, and hardware priority encoder used to MUX
  - Can also use FPGA-controlled MUX





# GbE to SC

- SC GbE is on front panel SFP
- Configured in Zynq settings
  - PS transceivers
  - Same HW/config as WIB
  - Verified reference clock is okay
  - Need to write one Zynq register config to bring up interface (same as WIB)
- Using 10GTek A7S2-33-1GX1GT-SFP/GT3 fiber-to-copper converter
  - Same exact HW as WIB test stand



```
root@ptc:~# ifconfig
eth0    Link encap:Ethernet HWaddr C6:10:4A:82:8C:13
        inet6 addr: fe80::c410:4aff:fe82:8c13/64 Scope:Link
              UP BROADCAST MULTICAST MTU:1500 Metric:1
              RX packets:118 errors:0 dropped:0 overruns:0 frame:0
              TX packets:51 errors:0 dropped:0 overruns:0 carrier:0
              collisions:0 txqueuelen:1000
              RX bytes:13135 (12.8 KiB) TX bytes:8082 (7.8 KiB)
              Interrupt:38

        ↓


eth1    Link encap:Ethernet HWaddr 00:0A:35:00:22:01
        inet addr:192.168.200.12 Bcast:192.168.200.255 Mask:255.255.255.0
        inet6 addr: fe80::20a:35ff:fe00:2201/64 Scope:Link
              UP BROADCAST RUNNING MULTICAST MTU:1500 Metric:1
              RX packets:0 errors:0 dropped:0 overruns:0 frame:0
              TX packets:44 errors:0 dropped:0 overruns:0 carrier:0
              collisions:0 txqueuelen:1000
              RX bytes:0 (0.0 B) TX bytes:8609 (8.4 KiB)
              Interrupt:39

lo     Link encap:Local Loopback
        inet addr:127.0.0.1 Mask:255.0.0.0
        inet6 addr: ::1/128 Scope:Host
              UP LOOPBACK RUNNING MTU:65536 Metric:1
              RX packets:80 errors:0 dropped:0 overruns:0 frame:0
              TX packets:80 errors:0 dropped:0 overruns:0 carrier:0
              collisions:0 txqueuelen:1000
              RX bytes:6080 (5.9 KiB) TX bytes:6080 (5.9 KiB)
```



# Monitored quantities


- Voltages and currents (using LTC2945):
  - 48V input
  - All 6x WIB 12V rails
  - Local 12V (3.3V and 2.5V optional)





# Monitored quantities


- Voltages and currents (using LTC2945):
  - 48V input
  - All 6x WIB 12V rails
  - Local 12V (3.3V and 2.5V optional)
- Temperatures (using TMP117)
  - 3x locations on board
  - SoC can monitor its own FPGA internal temperature





# Monitored quantities


- Voltages and currents (using LTC2945):
  - 48V input
  - All 6x WIB 12V rails
  - Local 12V (3.3V and 2.5V optional)
- Temperatures (using TMP117)
  - 3x locations on board
  - SoC can monitor its own FPGA internal temperature
- WIB I2C






# Monitored quantities


- Voltages and currents (using LTC2945):
  - 48V input
  - All 6x WIB 12V rails
  - Local 12V (3.3V and 2.5V optional)
- Temperatures (using TMP117)
  - 3x locations on board
  - SoC can monitor its own FPGA internal temperature
- WIB I2C
- LEDs
  - 6x WIB power indicators
  - Over temperature (FPGA programmable)
  - SoC: power good, and FPGA done
  - Timing signal okay (decoded by FPGA)
  - SFP LEDs:
    - 3x loss of signal (LOS)
    - Timing: WIB transmit back indicator
    - DDSS: EtherCAT link active
  - (Other debug LEDs for bench only)





# I2C tests to PTC sensors




- I2C from Zynq PS through I2C switch to temperature sensors works





# I2C tests to WIB

- I2C from Zynq PS through level translator to WIB seems to work
  - Need to test all possible sensors






# WIB monitored quantities

BROOKHAVEN  
NATIONAL LABORATORY

DUNE DEEP UNDERGROUND  
NEUTRINO EXPERIMENT

## WIB I2C MAP




Commands on WIB to enable interface:

```
poke 0xff5e00c4 0x1033200 // to enable 10MHz clock  
peek 0xa00c008c // reads 0xd; we only care about bits [2:0], or 0x5  
WIB address is 0x38 + 0x5 = 0x3d
```

Commands on PTC to detect WIB:

```
root@ptc:~# i2cdetect -y -r 2  
 0  1  2  3  4  5  6  7  8  9  a  b  c  d  e  f  
00:          -- -- -- -- -- --  
10:          -- -- -- -- -- --  
20:          -- -- -- -- -- --  
30:          -- -- -- -- 3d -- --  
40:          -- -- -- -- -- --  
50:          -- -- -- -- -- --  
60:          -- -- -- -- -- --  
70:          -- -- -- -- -- --
```




Commands on PTC to read a sensor on FEMB\_PWR bus:

```
root@ptc:~# i2cset -y 2 0x3d 0x00 0x01 // to enable  
  
root@ptc:~# i2cdetect -y -r 2  
 0  1  2  3  4  5  6  7  8  9  a  b  c  d  e  f  
00:          -- -- -- -- -- -- -- -- -- -- --  
10:          -- -- -- -- -- -- -- -- -- -- --  
20:          -- -- 22 23 -- -- -- -- -- -- --  
30:          -- -- -- -- -- -- -- 3d -- --  
40:          -- -- -- -- -- 48 49 4a 4b -- -- 4e --  
50:          -- -- -- -- -- -- -- -- -- -- --  
60:          -- -- -- -- -- -- -- -- -- -- --  
70:          -- -- -- -- -- -- -- -- -- -- --  
  
root@ptc:~# i2cset -y 2 0x4e 0x01 0x1f // to enable ch, read  
root@ptc:~# i2cget -y 2 0x4e 0x1d // read twice to clear DV  
0xec  
root@ptc:~# i2cget -y 2 0x4e 0x1c  
0x9f  
root@ptc:~# i2cget -y 2 0x4e 0x1d // read twice to clear DV  
0xec  
root@ptc:~# i2cget -y 2 0x4e 0x1c  
0x1f
```

According to LTC2991 datasheet:

0x1fec is Vcc measurement

d8172 \* 305.18uV + 2.5V = 4.99V, okay




## Commands on PTC to read a sensor on SENSOR\_I2C bus:

```
root@ptc:~# i2cset -y 2 0x3d 0x00 0x03 // to switch bus
```

```
root@ptc:~# i2cdetect -y -r 2
  0  1  2  3  4  5  6  7  8  9  a  b  c  d  e  f
00:          -- -- -- -- -- -- -- -- -- -- -- -- --
10:          -- -- 15 -- -- -- -- -- -- -- -- -- --
20:          -- -- -- -- -- -- -- -- -- -- -- -- --
30: 30 -- -- -- 36 -- -- -- -- -- 3d -- --
40:          -- -- -- 46 -- 48 49 4a -- 4c 4d 4e -- --
50: 51 -- -- -- -- -- -- -- -- -- -- -- -- --
60:          -- -- -- -- -- -- -- -- -- -- -- -- --
70:          -- -- -- -- -- -- -- -- -- -- -- -- --
```

```
root@ptc:~# i2cset -y 2 0x48 0x01 0x1f // to enable ch, read
root@ptc:~# i2cget -y 2 0x48 0x0a // read twice to clear DV
0x8b
root@ptc:~# i2cget -y 2 0x48 0x0b
0x05
root@ptc:~# i2cget -y 2 0x48 0x0a // read twice to clear DV
0x0b
root@ptc:~# i2cget -y 2 0x48 0x0b
0x05
```



According to LTC2991 datasheet:



0x0b05 is V1 measurement

$d2821 * 305.18\mu V = 0.86V$ , okay



# Design: EtherCAT



- EtherCAT interface is required for DDSS connection (already designed)
- Implemented with an Infineon XMC4300 EtherCAT-capable microcontroller
  - Beckhoff firmware solution was prohibitively expensive




(Section of DDSS design -- link in backup slides)



# Penn test stand



Beckhoff TwinCAT  
EtherCAT software master



TwinCAT Project2 - TcXaeShell

File Edit View Project Build Debug TwinCAT TwinSAFE PLC Team Scope Tools Window Help

Release TwinCAT RT (x64) Attach... Properties Toolbox

Build 4024.35 (Loaded)

Solution Explorer Error List ADS Symbol Watch

TwinCAT Project2

Symbol Value Type

Symbol	Type	
IN_GEN_INT1	0x1033	UINT
IN_GEN_INT2	0x0170	UINT
IN_GEN_INT3	0xcafe	UINT
IN_GEN_INT4	60861	UINT

Properties

Box 1 (XMC\_ESC) XMC\_ESC

Misc

- (Name) Box 1 (XMC\_ESC)
- Disabled Enabled
- ItemType 5
- PathName TIID^Device 1 (EtherCAT)

Persistent

- Save in own File False

Image

Image-Info

SyncUnits

Inputs

Outputs

InfoData

Box 1 (XMC\_ESC)

IN\_GENERIC process data map

- IN\_GEN\_INT1
- IN\_GEN\_INT2
- IN\_GEN\_INT3
- IN\_GEN\_INT4
- IN\_GEN\_Bit1
- IN\_GEN\_Bit2
- IN\_GEN\_Bit3
- IN\_GEN\_Bit4
- IN\_GEN\_Bit5
- IN\_GEN\_Bit6
- IN\_GEN\_Bit7
- IN\_GEN\_Bit8

OUT\_GENERIC process data map

Solution Explorer Team Explorer

Add to Source Control

0x1033 raw ADC value from  
TMP117 temp sensor

$$0x1033 = 4147$$

$$4147 * 7.285 \text{ mC} = \\ 30.2\text{C}$$

0x0170 raw ADC value from  
LTC2945 power monitor


$$((0x170)>>4) = 23 \\ (23 * 25\mu\text{V})/2.5\text{mOhm} = \\ 230\text{mA}$$

0xcafe is an alignment  
word

This is a sequence number  
that goes 0-65535, one  
increment per group of  
sensor reads, and then rolls  
over




# Firmware architecture






# FPGA choice, components

- FPGA history
  - Originally suggested to use same FPGA as WIB
  - Agreed on using commercial mezzanine:
    - Prototype part: Enclustra ME-XU5-5EV-2I-D12E
    - Alternate part: ME-XU5-2EG-1I-D11E
    - Same Xilinx Zynq UltraScale+ FPGA family as WIB
    - Simple to design with, upgradeable during detector life
- Other long lead time components:
  - LTM8064 DC-DC converters for WIBs – purchased
  - LTC2945 power monitors – purchased
  - FPGA – purchase pending cooling study results



5EV usage




2EG usage



# Testing summary

- ✓ All six 12V regulators power up, can be enabled via FPGA register bit
- ✓ Local 12V, 3.3V, 2.5V power all ICs with no excessive current
- ✓ Enclustra Mercury XU5 mezzanine (Zynq 5EV Ultrascale+):
  - ✓ Boots via SD card
  - ✓ Front panel UART, debug RJ-45, and JTAG work
  - ✓ SFP status signals can be read in via FPGA register bits
  - ✓ Can talk to temperature sensors
  - ✓ Can talk to LTC2945 (and LTC2945-1 backup variant)
- ✓ Can power WIBs (one tested, full WEIC at BNL)
- ✓ Timing distribution test (TX and RX) work on bench
- ✓ GbE can talk over front panel
- ✓ WIB I2C preliminarily tested
  - Need to scale up to all sensors
- ✓ EtherCAT – in progress, but can transmit 2 sensor readings to the Beckhoff system at ICEBERG
  - Need to scale up to all 90 sensors
- Errata:
  - ✓ One minor footprint error on reset pushbuttons – already worked around on prototypes
  - ✓ Wrong part purchased for IV monitor – not a design issue; mitigation works
  - ✓ Component change for a level translator – works
  - ✓ Minor signal polarity corrections





# Backup




# Architectural questions

- Powered-off WIBs
  - It was confirmed in conversation with Jack Fried in July 2022 that there is no way to permanently power off a WIB in a crate with PTCv4 without affecting functionality of shared IO lines to other WIBs
  - This is because WIBs have no IO buffering for the following signals: timing TX enables, crate addresses, spare IOs
  - This means a powered off WIB's FPGA can pull down a line (confirmed with measurement)
  - **There are two solutions, for prototypes ONLY:**
    - **Do not power off WIB for the first prototypes; only power cycle if needed, or remove from crate**
    - For the long term, the **WIB will be re-spun with additional buffers added**
      - See:  
[https://indico.fnal.gov/event/61871/contributions/277991/attachments/172265/232697/DUNE\\_FEMB\\_WIB\\_design\\_and%20revision\\_10242023.pdf](https://indico.fnal.gov/event/61871/contributions/277991/attachments/172265/232697/DUNE_FEMB_WIB_design_and%20revision_10242023.pdf)
- IO bandwidth
  - I2C bus @ 400kHz will limit local BW
  - ~90 quantities that can be monitored
  - EtherCAT 100Mbps is also a hard limit total BW
  - Really only need 1-2Hz for a lot of these power and temp measurements – much more reasonable
- Is PTC an independent OPC/UA endpoint, or the OPC/UA endpoint for all WIBs in a crate, or not an OPC/UA endpoint at all?
  - PTCv4 can do any / all options
- On PTC, we retain the same DIP switch and pullup method of setting the 8-bit address (this is in the requirements)
- Current WIB FW does not have the 4 new backplane addresses wired [7:4] – this is a small firmware change on WIB




# Top level PTC v4 block diagram





# Layout

- Main fusing added
- Regulators layed out as modules.
- Moved to other side so SoC does not intrude on power plane
- All trace widths checked for max power capability
- Isolated return paths





# Firmware status

- Snapshot of Vivado project
  - Much work done in software
  - Additional custom firmware can be added in HDL files
- Firmware started on vendor development board
  - Already migrated to PTC and testing successfully

BLOCK DESIGN - Mercury\_XU5

Sources | Design | Signals | ?

Design Sources (2)  
Mercury\_XU5\_PE1(rtl) (Mercury\_XU5\_PE1.vhd) (2)  
Mercury\_XU5\_i : Mercury\_XU5 (Mercury\_XU5.bd) (1)  
top : top\_RTL (top\_RTL.v)

Constraints (3)  
constrs\_1 (3)  
Mercury\_XU5\_PE1.tcl  
Mercury\_XU5\_LED\_timing.xdc (target)  
Mercury\_XU5\_gmii2rgmii\_timing.xdc

Hierarchy | IP Sources | Libraries | Compile Order

Source File Properties - top\_RTL.v

Enabled: checked  
Location: /home/lxeng99/PTC/ptc-firmware/reference...  
Type: Verilog  
Library: xil\_defaultlib  
Size: 22 kB

General | Properties

Diagram - top\_RTL.v - Mercury\_XU5\_PE1.tcl

Designer Assistance available. Run Block Automation

Processor config

ZYNQ UltraSCALE+

AXI

I2C/UART controllers

Register bank

System monitor

IO

```
INFO: bitbake petalinux-image-minimal
Parsing recipes: 100% |#####| Time: 0:03:49
Parsing of 2995 .bb files complete (0 cached, 2995 parsed). 4265 targets, 173 skipped, 0 masked, 0 errors

NOTE: Resolving any missing task queue dependencies
NOTE: Fetching uninative binary shim from file:///home/lxeng99/PTC/ptc-firmware/reference_design/tempy/MER-XU5-5EV-2I-D12E PE1 SD/components/yocto/downloads/uninative/9498d8bba04749999a7310ac2576d0796461184965351a56f6d32c888a1f216/x86_64-nativesdk-libc.tar.xz;sha256sum=9498d8bba04749999a7310ac2576d0796461184965351a56f6d32c888a1f216
Initialising tasks: 100% |#####| Time: 0:00:04
Checking sstate mirror object availability: 100% |#####| Time: 0:00:17
Sstate summary: Wanted 1076 Found 851 Missed 225 Current 0 (79% match, 0% complete)
NOTE: Executing Tasks
NOTE: Setscene tasks completed
NOTE: Tasks Summary: Attempted 3774 tasks of which 2722 didn't need to be rerun and all succeeded.
INFO: copy to TFTP-boot directory is not enabled !!
[INFO] Successfully built project
```

PetaLinux build environment

Enclustra SoCw/  
heat sink


29



# EtherCAT software

- Proprietary Beckhoff toolchain generates .c files for EtherCAT from Excel/.xml config files
- We got an example working on the development board
  - Still in process of migrating to PTC

The screenshot shows the "Slave Project Navigation" pane with a tree view of project files. The "File name" column lists various EtherCAT application files like "aoeappl.c", "aoeappl.h", etc. The "Description" column provides brief descriptions such as "AoE ADS over EtherCAT". The "Version" column shows the version of each file. A yellow arrow points from this interface towards the Infineon development environment.




Infineon  
devel.  
board

The screenshot shows the "Infineon devel. environment" with two main windows. The left window displays the C code for the "main.c" file of the "ETHCAT\_SSC\_XMC48" project. The right window shows a "HW Signal Connectivity" diagram where various hardware components like "TIMER\_0", "GLOBAL\_CCUB", and "CPU\_CTRL\_XMC4\_0" are interconnected via signal lines.




Beckhoff TwinCAT  
EtherCAT software master



# I<sub>2</sub>C: ability to use LTC2945 or LTC2945-1




OR




Normally open  
drain, pulled high by  
bus controller

Normally pulled low  
by IC






# Timing priority encode WIB->PTB




PTB 9/21/21



WIBv3 1/24/22

<https://docs.dunescience.org/cgi-bin/private/ShowDocument?docid=24127>

PTCv4 has followed latest PTB mappings  
Taken into account in WIB FW





# Timing priority encode WIB->PTB

- There are three possible combinations of hardware:

4.9.1 Control registers (read/write) are listed in Table 6:

Address, hex	Bits in register	Parameter name	Description
A00C0000	15:0	ts_addr	Timing point address
A00C0000	17:16		<p>2'b00 -&gt; "new" PTB with PTCv4 (default)</p> <p>2'b01 -&gt; "new" PTB with PTCv3B</p> <p>2'b10 -&gt; "old" PTB with PTCv3B</p> <p>2'b11 -&gt; not a legal value</p>
A00C0000	28	ts_srst	Timing point reset

- Change WIB lines mappings in FW, with register bit to select option 1) 2) 3), above
  - WIB firmware addition already tested and deployed
- In production, there will only be one valid mapping

WRT old PTC3B -- scrambled		P1		WRT new PTCv4 -- scrambled in a different way	
Old net, PTCv3B	Net, new PTB	WIBv3 net	pin #	Old net, PTCv3B	Net, new PTB
GND			60	GND	
CLOCK1_N	SYS_CLOCK_1_N		58	CLOCK1_N	SYS_CLOCK_1_N
CLOCK1_P	SYS_CLOCK_1_P		56	CLOCK1_P	SYS_CLOCK_1_P
	GND		54	GND	
FBEN5	BP_IO[2]	BP_IO[5]	52	FBEN5	BP_IO[2]
FBEN4	BP_IO[3]	BP_IO[4]	50	FBEN4	BP_IO[3]
	GND		48	GND	
FBEN3	BP_IO[0]	BP_IO[2]	46	FBEN3	BP_IO[0]
FBEN2	BP_IO[1]	BP_IO[3]	44	FBEN2	BP_IO[1]
	GND		42	GND	
FBEN1	BP_IO[4]	BP_IO[0]	40	FBEN1	BP_IO[4]
FBENO	BP_IO[5]	BP_IO[1]	38	FBENO	BP_IO[5]
GND	BP_CRATE_ADDR[7]		36	GND	BP_CRATE_ADDR[7]
SPARE1	BP_IO[6]	BP_IO[7]	34	SPARE1	BP_IO[6]
SPARE0	BP_IO[7]	BP_IO[6]	32	SPARE0	BP_IO[7]
GND	BP_CRATE_ADDR[6]		30	GND	BP_CRATE_ADDR[6]