

# **GPU Accelerated Computational Instruments with NVIDIA Holoscan**


Adam Thompson | Principal Technical Product Manager adamt@nvidia.com



# **Background and Motivations**



# Scientific Computing is Evolving



Pre-Exascale	
Batch	
Single simulation / ensemble	Simulation/ensemb
Homogeneous	Modula
Offline data analysis for experiments	Part of Re
Reduced models / in-situ visualization	Interactive cor
Nascent	
Fortran, C++, MPI, OpenMP, OpenACC	Standard parallelisr Pytł
	Batch Single simulation / ensemble Homogeneous Offline data analysis for experiments Reduced models / in-situ visualization Nascent

Real-time Instrument, Steering, and Offline


ombination of simulation and observational data

National Priority

sm support in Fortran, C++, MPI, OpenMP, OpenACC, thon, Julia, Pytorch, Tensorflow, DSLs




## **Composite Workflows for Advancing Science**





## Anatomy of a Sensor Processing Pipeline at the Edge


Domain Agnostic, Software Defined, AI-Enabled, and Scalable






## **Edge and Datacenter Collaboration**

#### A Vision of Integrated Workflows





## The 5 Pillars of Sensor Processing



Real Time Visualization

Data Type Agnostic Data Format Agnostic Interactive Collaborate with Cloud/Datacenter

Scale Out Compute Finetune AI Model Refine Digital Twin Multi-Sensor Fusion Resiliency






# Holoscan – NVIDIA's AI-Enabled Streaming Sensor Platform



### **NVIDIA Holoscan Platform** Enabling Real Time, AI-Enabled Streaming Analytics at Any Scale








Grace Hopper Simulation

> Scalable from Edge to Datacenter



## **NVIDIA Holoscan**

### SDK for Building AI-Enabled Sensor Processing Applications



#### Features

- C++ and Python APIs for domain agnostic sensor of processing workflows
- Multi-Node and Multi-GPU support with advanced pipeline scheduling options and network-aware data movement
- AI Inference with pluggable backends such as ONNX, Torchscript, and TensorRT
- Scalable from IGX Orin (ARM + GPU) to DGX (x86 + A100)
- Apache 2 Licensed and Available on <u>GitHub</u>


#### Benefits


- Simplifies sensor I/O to GPU
- Simplifies the deployment of an AI model in a streaming pipeline
- Provides customizable, reusable, and flexible components to build and deploy GPU-accelerated algorithms
- Scale workloads with Holoscan's distributed computing features
- Deploy to the Cloud with Holoscan Cloud Native and Holoscan App Packager



### **Holoscan Ptychography Pipeline** Collaboration with Diamond Light Source - 4x Reduction in User Wait Time with Holoscan










### **Holoscan Fundamentals**







### Holohub

A Repository for Hosting Sample Holoscan Applications and Operators



Repository: <u>https://github.com/nvidia-holoscan/holohub</u>

#### Sensor I/O

Basic Network Operator

Linux Sockets

Advanced Network Operator

DPDK, GPUDirect RDMA


#### AI + Sensor Processing

#### SDR FM Demodulation

FM Demodulation + Speech to Text Transcription

#### Face Detection

TAO Pretrained Model on Video Stream





## Who Is Using Holoscan

A Glimpse at Initial Applications

Customer	Domain	Application	Why Holoscan?
Diamond Light Source	Scientific Computing	Ptychography – High Resolution X- Ray	Batched -> Streaming Processing
Argonne National Laboratory	Scientific Computing	X-Ray Photon Correlation Spectroscopy	Batched -> Streaming Processing
Lawerence Berkeley National Laboratory	Scientific Computing	4D STEM Microscopy	Science Programmable Edge
Lawrence Livermore National Laboratory	Scientific Computing	High Speed Instrument Command and Control	Integration with Existing Instrument Frameworks
SETI / Breakthrough Listen #1	Radio Astronomy	Correlation and Digital Beamforming	High Speed I/O to GPU Compute
SETI / Breakthrough Listen #2	Radio Astronomy	Narrowband ML Inferencing	Online ML Inferencing
Analog Devices	Test & Measurement	Platform Enablement	High Speed I/O to GPU Compute
Georgia Tech Research Institute #1	Aerospace and Defense	Radar Signal Processing	High Speed I/O to GPU Compute
Georgia Tech Research Institute #2	Aerospace and Defense	Automatic Emitter Identification	Online ML Inferencing



# Prototyping and Developing GPU Accelerated Applications



# History of Signal Processing on NVIDIA GPUs

**High Level Abstractions to Fast Compute** 

#### home

# **GPU VSIPL**

GPU VSIPL is an implementation of Vector Signal Image Processing Library that targets Graphics Processing Units (GPUs) supporting NVIDIA's CUDA platform. By leveraging processors capable of 900 GFLOP/s or more, your application may achieve considerable speedup without any specialized development for GPUs. Our range-Doppler map application achieved a 75x speedup on the GPU simply by linking it with GPU VSIPL.

#### Distribution


GPU VSIPL is currently released as a binary-only static library with the restriction that the library not be redistributed. This should enable internal development and testing to see if GPU VSIPL meets your needs. If you wish to distribute applications developed with GPU VSIPL, please contact us to arrange a separate licensing agreement. Email gpu-vsipl@gtri.gatech.edu

For announcements on new updates to GPU VSIPL, and discussion about the software, please subscribe to the GPU VSIPL Mailing List.

#### Validation

All releases are verified with the VSIPL Core Lite Test Suite.

GPU VSIPL was presented to the High Performance Embedded Computing Workshop 2008. Read the GPU VSIPL extended abstract [PDF].





GPU-accelerated standard BLAS library



#### **cuFFT**

GPU-accelerated library for Fast Fourier Transforms

**cuSPARSE** 

GPU-accelerated BLAS for sparse matrices



#### **cuBLAS**

Dense and sparse direct solvers for Computer Vision, CFD, Computational Chemistry, and Linear Optimization applications

**cuSOLVER** 




# cuSignal – Python GPU-Accelerated Signal Processing Library



## cuSignal - Selected Algorithms

**GPU-accelerated SciPy Signal (Python)** 





Full List of Supported Functions - cuSignal Docs



Convolve/Correlate FFT Convolve Convolve/Correlate 2D

Resampling - Polyphase, Upfirdn, Resample Hilbert/Hilbert 2D Wiener Firwin, FIR Filter

Chirp Square **Gaussian Pulse** 

Kaiser Blackman Hamming Hanning

Periodogram Welch **Spectrogram** 



### SciPy Signal – Polyphase Resampler

```
import numpy as np
from scipy import signal
start = 0
stop = 10
num_samps = int(1e8)
resample_up = 2
resample_down = 3
cx = np.linspace(start, stop, num_samps, endpoint=False)
cy = np.cos(-cx^{**2/6.0})
%%timeit
cf = signal.resample_poly(cy, resample_up, resample_down, window=('kaiser', 0.5))
```

### 2x Xeon E5-2600: 2.36 seconds



### cuSignal – Polyphase Resampler

```
import cupy as cp
import cusignal
start = 0
stop = 10
num_samps = int(1e8)
resample_up = 2
resample_down = 3
cx = cp.linspace(start, stop, num_samps, endpoint=False)
cy = cp.cos(-cx^{**2}/6.0)
%%timeit
cf = cusignal.resample_poly(cy, resample_up, resample_down, window=('kaiser', 0.5))
```

### NVIDIA A100: 4.69 milliseconds, 503x SciPy Signal (CPU)



# Speed of Light Performance - A100 *timeit* (7 runs); Benchmarked with ~1e8 sample signals, float64

Method	SciPy Signal (ms)	cuSignal (ms)	Speedup (xN)
fftconvolve	27300	46.6	585.8
correlate	4020	28.3	142.0
resample	14700	15.4	954.5
resample_poly	2360	4.6	513.0
welch	4870	23.5	207.2
spectrogram	2520	13.2	190.9
convolve2d	8410	6.04	1392.3

Learn more about cuSignal functionality and performance by browsing the <u>notebooks</u>




## **Digital Beamforming Example – Georgia Tech Research Institute**

Developer and GPU Speedups with ~4 Hours of Work

### MATLAB\*

#### ~174 seconds




\*Double Precision, Profiled on same node, Intel 2x Xeon E5-2600 with P100

CuPy/cuSignal P100\* - 3.16 seconds | A100 - 1.15 seconds

```
def TDBeamform(elemLocations, samplingFrequency, steerDirection, data):
   steerDirection = steerDirection / cp.sqrt(cp.sum(cp.power(steerDirection, 2),axis=0))
   sampleDelays = (fc / C) * cp.matmul(elemLocations, steerDirection)
```

```
tapLocations = cp.expand dims(cp.arange(-halfLength, numTaps - halfLength), 1)
delayFilterTaps = cp.tile(tapLocations, (1, numElements)) + cp.ravel(sampleDelays)
```

```
filteredData = cp.mean(cusignal.fftconvolve(inSignal.T, delayFilters.T, mode='same', axes=1), axis=0)
```





# **Get Started**

**NOTE:** As of <u>CuPy v13</u>, cuSignal has Transitioned to cupyx.scipy.signal

[deprecated]: <u>https://github.com/rapidsai/cusignal</u>

414,220 Anaconda Downloads

702 GitHub Stars

43 Contributors



https://github.com/cupy/cupy



pip install cupy-cuda12x



# MatX: A C++ Header Only Library for GPU-Accelerated Numerical Computing



# Bridging Flexibility, Ease-of-Use, and Performance

GPU-Accelerated Numerical Computing Software for Every Type of Developer



C/C++ GURU

cuSOLVER cuFFT cuRAND CUTLASS

Optimized CUDA Libraries



# MatX – C++17 Template Library for Numerical Computing

**Design Overview** 

#### Features



### Ease of Use:

Straightforward programming model with familiar interfaces (MATLAB/Python-like)

Wraps existing libraries like cuFFT, CUTLASS, and cuRAND

Easily customizable



High Performance:

Prioritization of efficiently handling streaming data

Separates allocation and processing

MatX leverages CUDA Managed Memory, freeing the developer from worrying about data locality

Compute operations are performed on arbitrary-rank tensors -lightweight descriptors of data either on host or device. Tensors are accepted in *all* MatX functions (like a NumPy ndarray)

Zero data movement view manipulations (clone, slice, permute) that can be chained together at compile-time

Supports many transforms: FFT, convolution, filtering, GEMM, pointwise operators, and contraction

Supports host and device execution with minimal code changes

#### Key Concepts



# MatX API Examples

Initialize a 2D tensor with data:	A = {{1
Add two tensor element-wise and scale:	(A = (A
Perform a traditional GEMM:	(C = m
Perform an in-place FFT:	(A = f
Batch sort a 4D tensor by rows:	(t4_so

```
{1, 2, 3}, {4, 5, 6};;
(A + B) / 5.0).run();
matmul(A, B)).run();
fft(A)).run();
ort = sort(t4)).run();
```



# MatX/Python Comparison FFT Based Resampler - No Windowing

Python	
import numpy as np from numpy import fft as fft	<pre>uint32_t N = std:: uint32_t nyq = N /</pre>
N = min(num_samp, num_samp_resamp) nyq = N // 2 + 1	auto sigView auto sigViewComple auto resampView
<pre># Create an empty vector with num_samps elements sig = np.empty(num_samp)</pre>	<pre>// Real to Complex (sigViewComplex =</pre>
<pre># Real to complex FFT, time to freq domain fft_sig = fft.rfft(sig)</pre>	<pre>// Slice to half s auto sliceView = s</pre>
<pre># Slice slice_sig = fft_sig[0:nyq]</pre>	<pre>// Complex to Real (resampView = ifft</pre>
<pre># Complex to real IFFT resamp_sig = fft.irfft(slice_sig, num_samp_resamp)</pre>	

#### 5.36s (Xeon E5-2698v4 @ 2.20GHz)

~1000x improvement!

#### MatX

```
:min(num_samp, num_samp_resamp);
/ 2 + 1;
```

```
= make_tensor<float, 1>({num_samp});
```

```
ex = make_tensor<complex, 1>({num_samp/2+1});
```

```
= make tensor<float, 1>({num samp resamp});
```

```
x FFT, time to freq domain
fft(sigView)).run(stream);
```

```
spectrum based on num_samp_resamp
slice(sigViewComplex, {0}, {nyq});
```

```
1 IFFT, back to time domain
t(sliceView)).run(stream);
```


#### 5.48ms (V100)



## **Revisiting Digital Beamforming with GTRI**

Performance Optimizations with MatX

#### MatX (C++ and additional batching)



"The A100 results are more than enough for a real-time processor, which is our ultimate goal" - Tim Andersen, GTRI





# **Get Started**

Join the MatX Community!

1.1k GitHub Stars 21 Contributors **BSD-3** Licensed








# IGX – Embedded Platform for Enterprise Edge Al Processing



### **NVIDIA IGX Platform for Industrial-Grade Edge Al**




#### SOFTWARE

- GPU: NVIDIA Ampere 2,048 CUDA, 64 Tensor
- Optional Discrete GPU card : NVIDIA A6000
- Smart NIC: NVIDIA ConnectX-7 (200 Gb/s of networking speed, ideal for ingesting high frame rate video)



## **NVIDIA IGX Platform for Industrial-Grade Edge Al**



#### FUNCTIONALITY

Safety MCU – Certified safety RTOS monitoring your platform
 Active attestation - all the sensors on IGX and the SoM being terminated at the sMCU and monitored in real-time. This is a prerequisite for Safety

BMC – Designed to allow updates to all of the key components inc.
Orin SoM, CX7, Safety MCU, Ethernet Switch, PCIe Switch, Ethernet
Controller(s), and SATA Controller
Prerequisite for OTA for OS & MCU

• High Bandwidth networking –ability to ingest "raw" video at high FPS eg. Industrial Defect camera running @ 500-1000FPS. You can't compress these types of feeds so you need ultra-high BW to cope with them.

• TLS, MACSec or IPSec offload engines for Ground-Cloud/Cloud-Ground data protection/encryption

Rivermax support for GPUDirect UDP / GPUDirect RDMA
Precision Time protocol (PTP) support for accurate timing
PCIe Switch – Add capabilities beyond Orin SoM, ie Add discrete



# Bring You Own Sensor to Holoscan




### **Basic Network Operator Rx/Tx** Focus on **Simplicity**: Ingest UDP Ethernet to GPU at < 10Gbps

- Sockets provide a common interface to send and receive data to/from an abstract sink/source
  - Works on all Linux distributions and network cards
  - Supports both streaming and datagram protocols
  - Kernel provides protocol stacks
    - User doesn't need to worry about retransmits, headers etc
  - Ideal for simple use cases requiring easy portability
- Cannot achieve line rate on modern NICs
  - All packets go through have at least one copy
  - User-space to kernel-space context switches
  - Small number of threads
  - No GPUDirect
- Get started with Basic Network Operator on <u>Holohub</u>


truct NetworkOpBurstParams uint8 t \*data; uint32 t len; uint32 t num pkts;


### Simple message to send/receive



### **Advanced Network Operator** Focus on **Performance**: Ingest UDP Ethernet to GPU at Line Rate


- Bypasses Linux kernel for access directly to NIC DMA buffers
  - Achieves peak rates on any modern NIC
    - Scalable number of CPU cores to handle traffic in parallel
  - Utilizes DPDK for packet processing and IPC
    - Works on any NIC supported by DPDK
    - More libraries can be supported for new use cases without changing the API
  - Zero-copy interface from NIC into user buffers or directly to GPU using GPUDirect via standard UDP packets
    - No RDMA protocol necessary (RoCE/iWARP)
- GPUDirect supported with any legacy sending protocol (UDP, Ethernet, VITA-49, etc)
  - Different modes: Header-Data Split (HDS), Batched, or Persistent Kernel





# **5G Instrumentation with Holoscan**

End-to-End Signal Processing at 120Gbps+







### Software Defined, Scalable Sensors with Hololink



#### Hololink

#### Combining Specialized Sensor I/O with GPU Computing and Holoscan






High Performance


20 Watts 2x100 GbE




#### Sensor Plug and Play with Holoscan Operators and Hololink

Enabling Domain Agnostic Rapid Sensor Processing Design and Deployment with Holoscan







celerated
GPU ensor Processing, utput Generation
er



#### AD9986 Demo with Hololink 100G and IGX


Playback of sinusoid from ADI 9986 MxFE with loopback

Packetization with Hololink

PSD generation with Holoscan

Currently operating at ~68Gbps due to MxFE channel limitations (2x at 34Gbps).

Successfully demonstrated 200Gbps on Hololink alone in loopback






## Scaling Sensor Processing Pipelines



#### Holoscan Application Packager and Runner

Simplifies Containerization, Packaging, and Testing of Holoscan Applications



- C++ and Python
- containerized Holoscan applications
  - Abstracts internal packaging details

 Application Packager: command line tool to package and containerize a given Holoscan application with support for both

Supports cross compilation, meaning development can be on an x86 platform while deployment is on an Arm system (e.g. IGX Orin)


• Application Runner: command line tool to run and test

Both the Packager and Runner are **Open Container Initiative (OCI)** compliant and compatible with Docker, Kubernetes, and containerd




#### **Rapid Data Analysis and Real Time Steering**

Resilient Workflows with Holoscan and Holoscan Cloud Native



Cloud to Sensor Command and Control





## **Contributing and Getting Started**



#### **Getting Started with Holoscan**


Holoscan H	References
	<u>https://github.com/nvidia-holoscan/holoscan-sdk</u>
	docker pull nvcr.io/nvidia/clara-holoscan/holosca
2	pip install holoscan
IT I	Debian Packages available on <u>NGC</u>
	<pre>https://docs.nvidia.com/clara-holoscan/sdk-user-g</pre>

n:v1.0.0

uide/index.html




#### Learn More about NVIDIA Holoscan




#### NVIDIA Holoscan Webpage


https://developer.nvidia.com/holoscan-sdk




**Technical Blogs** https://developer.nvidia.com/blog/









Order a DevKit https://www.nvidia.com/en-us/edgecomputing/products/igx/

GTC Spring 2023 Session Talks and Special Events



... And the Advanced Network Operator

### ANO Benchmark App: <u>https://shorturl.at/sAM28</u>

### ANO Holoscan Operator: <a href="https://shorturl.at/rsDFZ">https://shorturl.at/rsDFZ</a>

Example RADAR App: <u>https://shorturl.at/sxKPW</u>







