



Enhancing ASIC Verification for HEP with Cocotb and PyUVM

Manish Rangarajan Shankar Columbia University Micro-Electronics Division, Fermilab, USA 9th July 2024

Outline



- 1. Current Challenges of ASIC verification in HEP
- 2. What is Cocotb?
- 3. Advantages over UVM
- 4. Fast Command Controller Specification
- 5. Coroutine based testbench design
- 6. PyUVM based testbench design
- 7. Conclusion



Current challenges for ASIC Verification at HEP

- ASIC Development for HEP application often face constrains on engineering costs for ASIC design and verification
- The current ratio of engineering costs for ASIC design to verification is almost 1:3
- Verification Methodology is the bottleneck
- Over the last few years, IP/ASIC/SoCs functional verification has been conducted using Universal Verification Methodology (UVM)
- UVM is standardized methodology based upon System Verilog (SV) which has been traditionally used for RTL design
- Not many in HEP field know System Verilog/UVM !
- This makes it complex ASIC verification a resource constrained task!

References:

1. <u>UVM (Universal Verification Methodology) (acclelera.org)</u>

‡ Fermilab

What is Cocotb? How does it work?



- 1. Cocotb [1] interacts with HDL similators (Icarus, Xcelium, Modelsim, etc.) using either FLI (Foreign Language Interface) or VPI (Verilog Procedural Interface) or VHPI (Verilog Hardware Procedural Interface)
- 2. Cocotb uses an even-driven simulation model
- 3. It means that simulation progresses based on events such as RisingEdge/FallingEdge of RTL signals or coroutine scheduling rather than advancing in lockstep with a clocks.
- 4. Briefly coroutines are concurrent processes in testbench and are scheduled by Cocotb's internal scheduler
- 5. This scheduler is responsible for determining the order of execution of the coroutines based upon events and inter-dependencies.

References:

1. Quickstart Guide --- cocotb 1.8.1 documentation

‡ Fermilab

Why is it necessary? Advantage over current methodology

- **Python Integration:** Seamlessly integrates with Python, allowing for rapid testbench development and leveraging Python's extensive ecosystem.
- **Coroutines for Simplicity:** Utilizes coroutines for testbench processes, simplifying asynchronous and event-driven simulation compared to traditional procedural approaches.
- Open-Source Community Support: Backed by a vibrant open-source community, ensuring continuous improvement, bug fixes, and support for various simulators.
- Enhanced Productivity: Reduces development time through automated testing and easy integration with existing design flows, improving overall verification efficiency.
- Flexible and Scalable: Adaptable to various design sizes and complexities, promoting scalable verification environments without compromising on flexibility.





Fast Command Controller Specification - I



CERN CMS FC Controller Documentation



Fast Command Controller Specification - II

	Valid Command Codes	
command		code
CMD_IDLE		00110110
CMD_not_IDLE		11001001
CMD_PREL1A		11001100
CMD_L1A		01001011
CMD_L1A_PREL1A		11100001
CMD_L1A_NZS		00001111
CMD_L1A_NZS_PREL1A		00101011
CMD_L1A_BCR		01110001
CMD_L1A_B	CR_PREL1A	10100101
CMD_L1A_C	ALPULSEINT	00111001
CMD_L1A_C	ALPULSEEXT	10000111
CMD_L1A_C	ALPULSEINT_PREL1A	11100010
CMD_L1A_C	ALPULSEEXT_PREL1A	11110000
CMD_BCR		00011101
CMD_BCR_P	REL1A	10100011
CMD_BCR_C	CR	10010101
CMD_CALPU	JLSEINT	00101101
CMD_CALPU	JLSEEXT	01111000
CMD_CALPU	JLSEINT_PREL1A	01010101
CMD_CALPU	JLSEEXT_PREL1A	10010011
CMD_CHIPS	YNC	11010010
CMD_EBR		11010001
CMD_ECR		10101001
CMD_LINKR	ESETROCT	10011001
CMD_LINKR	ESETROCD	10011010
CMD_LINKR	ESETECONT	10101010
CMD_LINKR	ESETECOND	10111000

FC Commands

CERN CMS FC Controller Documentation

Makefile & File Structure

- File Structure Overview
 - Key directories: constants, doc, filelists, scripts, subIP, vrf
 - Important files: Project_constants.sv, README.md, various documentation and testbench files
- Makefile Configuration
 - Sets PYTHONPATH for module paths
 - Defines directories and includes for filelists and sources
 - Uses cocotb-config and tclsh for configuration and parsing
- Clean and Build Targets
 - clean_all: Removes build artifacts and __pycache__
 - tbtop: Cleans all and runs the simulation
 References:
 Makefile from Bootstrap cocotb-repo



VERILOG_INCLUDE_DIRS := \$(REP0_ROOT)/subIP/fast_control_v3/src/ \$(REP0_ROOT)/constants/ \$(REP0_ROOT)/vrf/tbtop/

.SILENT: clean all clean all: clean \$(RM) -r \$(REPO_ROOT)/vrf/tb/\$(MODULE)/__pycache__ \$(RM) -r \$(TOPLEVEL).xml .SILENT: tbtop tbtop:

\$(MAKE) clean_all && \$(MAKE) sim



Coroutines and Examples

- What is a Coroutine?
 - A coroutine is a special type of function that can pause and resume its execution.
 - Enables asynchronous operations, useful for event-driven programming.
 - In cocotb, coroutines are used to create structured, non-blocking testbench code.
- ClockGen
 - Generates a clock signal based on userspecified or default frequency (320MHz).
 - Logs clock details and starts the clock signal.
- ResetDut
 - Performs synchronous reset of the DUT, supporting both hard and soft reset modes.
 - Logs reset type and status, asserts and deasserts reset signals.

@cocotb.coroutine
def ClockGen(dut):
cocotb.log.info(f"")
cocotb.log.info(f"")
cocotb.log.info(f"\n")
c]k = counth_n]usargs_get("CIK")
if clk is not hone:
clk = int(clk)
clk period = int(1e9/(clk*1e6))
cocotb.log.info(f"Using clk specified by user: {clk} MHz with period {clk_period} ns \n")
else:
clk = 320
<pre>clk_period = int(1e9/(clk*1e6))</pre>
<pre>cocotb.log.info(f"No clk frequency specified by user, using {clk} MHz with period {clk_period} ns \n")</pre>
cocoth_start_soon(Clock(dut_clk320_th_clk_neriod_units="ns")_start())
vield RisingEdge(dut.clk32g-tb)
Tree upongrage (agenerate - co)

cocotb.coroutine
ef ResetDut(dut):
cocotb.log.info(f"")
cocotb.log.info(f"")
cocotb.log.info(f"\n")
yield RisingEdge(dut.clk320_tb)
reset = cocotb.plusargs.get("RESET","HARD")
<pre>cocotb.log.info(f"{reset} reset is requested, reset is synchronous active LOW \n")</pre>
if reset == "HARD":
dut.n_rstExt_tb.value = 0
<pre>dut.n_rstExtSoft_tb.value = 0</pre>
yield RisingEdge(dut.clk320_tb)
dut.n_rstExt_tb.value = 1
<pre>dut.n_rstExtSoft_tb.value = 1</pre>
<pre>cocotb.log.info(f" De-asserted both n_rstExt and n_rstExtSoft as HARD reset is requested \n")</pre>
<pre>for _ in range(10):</pre>
yield RisingEdge(dut.clk320_tb)
elif reset == "SOFT":
<pre>dut.n_rstExtSoft_tb.value = 0</pre>
dut.n_rstExt_tb.value = 0
yield RisingEdge(dut.clk320_tb)
<pre>dut.n_rstExtSoft_tb.value = 1</pre>
<pre>cocotb.log.info(f" De-asserted only n_rstExtSoft as SOFT reset is requested \n")</pre>



Key Coroutines

- SigInitialize
 - Initializes input and output signals to their default states after a reset.
 - Ensures the DUT starts with known, stable signal values.
- SendFC_Idle
 - Sends the IDLE command five times to initialize the DUT properly.
- SendFC
 - Sends a specific fast command serially via the command_rx line.
 - Converts command data to bits and transmits them at the clock edge.
- SendRandomFC
 - Chooses and sends a random fast command from a predefined list.
 - Useful for stress testing and validating DUT response to various commands.

```
@cocotb.coroutine
```

```
def SendFC_Idle(dut):
    data_in = 0x36
    cocotb.log.info(f" Sending IDLE command serially through command_rx \n")
    for _ in range(5):
        for i in range(7, -1, -1):
            bit_to_send = (data_in >> i) & 1
            dut.command_rx_tb.value = bit_to_send
            yield RisingEdge(dut.clk320_tb)
        yield RisingEdge(dut.clk320_tb)
        for i in range(7):
            yield RisingEdge(dut.clk320_tb)
```

```
@cocotb.coroutine
def SendFC(dut, cmd, data):
```

```
data_in = data
for i in range(7, -1, -1):
    bit_to_send = (data_in >> i) & 1
    dut.command_rx_tb.value = bit_to_send
    yield RisingEdge(dut.clk320_tb)
dut.command_rx_tb.value = 0
yield RisingEdge(dut.clk320_tb)
```

for i in range(39):
 yield RisingEdge(dut.clk320_tb)



Cocotb Test Implementation

- Cocotb Test Decorator: @cocotb.test()
 - Purpose: Marks a function as a test that will be executed by the cocotb test framework.
 - Usage: Applied to functions that define the test logic for the DUT.
 - Benefits: Simplifies test organization and execution, integrates seamlessly with cocotb's coroutine-based structure.
- Test Function Structure
 - Logging: Provides information about the test being run and the DUT.
 - Coroutine Calls: Sequentially calls coroutines.

i coci	ocd. test ()
lef	RandomFCTest(dut):
	<pre>cocotb.log.info(f"DUT name: {dutname}")</pre>
	cocotb.log.info(f"
	<pre>cocotb.log.info(f"Running Test: RandomFCTest")</pre>
	cocotb.log.info(f"
	yield ClockGen(dut)
	yield ResetDut(dut)
	yield SigInitialize(dut)
	yield SendFC_Idle(dut)
	yield SendRandomFC(dut)
	yield RisingEdge(dut.clk320_tb)
fact	ory = TestFactory(RandomFCTest)
fact	ory.generate_tests()





Proposed PyUVM Testbench



12 7/9/2024 Manish | Enhancing ASIC verification for HEP using Cocotb & PyUVM

FC_Test and FC_Env

- PyUVM Test Implementation
 - Defines a UVM test class using the @pyuvm.test() decorator.
 - Implements the build phase to set up the test environment.
 - Implements the run phase to execute the test sequence.
- FC Env Build Phase
 - Initializes the UVC Components
 - DUT instance retrieval.
 - Configures sequencer communication.
- Connect Phase
 - Links UVC components using analysis ports
- Run Phase
 - Controls simulation:
 - Stops driver.

```
@pyuvm.test()
class FCTest(uvm_test):
    def build_phase(self):
        self.env = FCEnv("env", self)
        async def run_phase(self):
        self.raise_objection()
        test_seq = TestAllSeq("test_seq")
        await test_seq.start(self.env.seqr)
        self.drop_objection()
```

r sequence.
lass FCEnv(uvm_env):
<pre>def build_phase(self):</pre>
<pre>self.dut = cocotb.top</pre>
<pre>self.cmd_mon = FCMonitor("cmd_mon", self, self.dut)</pre>
<pre>self.seqr = uvm_sequencer("seqr", self)</pre>
ConfigDB().set(None, "*", "SEQR", self.seqr)
<pre>self.driver = FCDriver.create("driver",self)</pre>
<pre>self.driver.dut = self.dut</pre>
<pre>self.scoreboard = FCScoreboard("scoreboard", self, self.dut)</pre>
<pre>self.coverage = FCCoverage("coverage", self)</pre>
<pre>def connect_phase(self):</pre>
<pre>self.driver.seq_item_port.connect(self.seqr.seq_item_export)</pre>
self.cmd_mon.ap.connect(self.scoreboard.result_export)
self.driver.ap.connect(self.scoreboard.cmd_export)
self.driver.ap.connect(self.coverage.cmd_export)
source dof num phase (colf).
async det run_phase(self):
for 1 in range(100):
await RisingEdge(self.dut.clk320_tb)
self.driver.stop()

🛟 Fermilab



FCDriver (PYUVM Driver)

- Purpose
 - Drives stimulus to the DUT and manages sequences to validate functionality.
- Initialization
 - Sets up the analysis port (ap) to communicate with other components.
- Run Phase
 - Executes sequences:initialize_sequence(): Initializes the DUT with necessary signals.randomfc_sequence(): Sends random fast commands to the DUT.
 - Manages sequence flow and handles different command transactions (Initialize, RandomFC).
- Stop Mechanism
 - Signals when to stop processing sequences to ensure controlled test execution.

```
class FCDriver(uvm_driver):
   def __init__(self, name, parent):
        super(). init (name, parent)
        self.dut = None
        self.command = None
        self.stop requested = False
   def build phase(self):
        self.ap = uvm_analysis_port("ap", self)
    async def run phase(self):
        self.raise objection()
        while not self.stop requested:
            cmd = await self.seq_item_port.get_next_item()
            if cmd.cmd tr == "Initialize":
                await self.initialize sequence()
            elif cmd.cmd tr == "RandomFC":
                for in range(15):
                    transaction = await self.randomfc_sequence()
                    self.ap.write(transaction)
            self.seq item port.item done()
        self.drop objection()
   async def initialize sequence(self):
        await ClockGen(self.dut)
        await ResetDut(self.dut)
        await SigInitialize(self.dut)
        await SendFC Idle(self.dut)
   async def randomfc sequence(self):
        transaction = await SendRandomFC(self.dut)
        return transaction
   def stop(self):
        self.stop_requested = True
```

🛟 Fermilab

FCMonitor (PYUVM Monitor)

- Purpose
 - Monitors signals from the DUT to capture behavior and ensure correct operation.
- Initialization
 - Configures to monitor specific cycles of interest to capture signal changes.
- Run Phase
 - Monitors changes in signals, especially clk40_out_p_tb, to track DUT behavior.
 - Captures data from the DUT and sends analyzed transactions to the analysis port (ap).
 - Provides detailed insights into signal integrity and performance metrics.

```
class FCMonitor(uvm_component):
    def __init__(self, name, parent, dut, cycles_to_monitor=15*6):
        super().__init__(name, parent)
        self.dut = dut
        self.cycles_to_monitor = cycles_to_monitor
        self.ap = uvm_analysis_port("ap", self)
    def build_phase(self):
        pass
    async def run_phase(self):
        self.raise_objection()
        await RisingEdge(self.dut.clk40_out_p_tb)
```

```
for i in range(self.cycles_to_monitor):
    await RisingEdge(self.dut.clk40_out_p_tb)
```

for signal_name in transaction.keys():
 signal_value = getattr(self.dut, signal_name).value
 if signal_value is not None and signal_value.is_resolvable:
 transaction[signal_name] = signal_value.integer
 self.ap.write(transaction)
 logger.info(f"Transaction: {transaction}")
self.drop_objection()

‡ Fermilab

FC_Scoreboard(PYUVM Scoreboard)

• Purpose

- Verifies DUT behavior by comparing expected results with actual outputs.
- Captures command and result transactions for analysis.
- Connect Phase
 - Connects cmd_get_port and result_get_port to their respective FIFO get exports.
- Check Phase
 - Iterates through transactions to validate correctness.
 - Compares received results against expected behavior based on issued commands.
 - Counts successful checks (check_count) and identifies errors if validation fails.

```
class FCScoreboard(uvm_component):
```

```
def __init__(self, name, parent, dut):
    super().__init__(name, parent)
    self.dut = dut
    self.cmd_fifo = uvm_tlm_analysis_fifo("cmd_fifo", self)
    self.result_fifo = uvm_tlm_analysis_fifo("result_fifo", self)
    self.cmd_get_port = uvm_get_port("cmd_get_port", self)
    self.result_get_port = uvm_get_port("result_get_port", self)
    self.cmd_export = self.cmd_fifo.analysis_export
    self.result_export = self.result_fifo.analysis_export
```

def connect_phase(self):

self.cmd_get_port.connect(self.cmd_fifo.get_export)
self.result_get_port.connect(self.result_fifo.get_export)

```
elif command == "CMD_L1A_CALPULSEEXT":
    check = result["L1A_tb"] & result["CalPulseExt_tb"]
elif command == "CMD_L1A_CALPULSEEXT_PREL1A":
    check = result["CalPulseExt_tb"]
elif command == "CMD_L1A_CALPULSEINT_PREL1A":
    check = result["L1A_tb"] & result["CalPulseInt_tb"]
elif command == "CMD_BCR":
```

```
check = result["BCR_tb"]
```

```
if check:
    check_count+=1
    check = 0
else:
    errors.append([command,result,test_count])
```

print("\n\nAll tests completed! Score %d / %d" %(check_count,test_count))
if errors:
 print("\n\n")

print(errors)

Conclusion

- Achievement
 - Developed and implemented both testbenches for the IP verification within approximately 6-8 weeks.
- Verification
 - Successfully carried out IP verification with added randomization and regression testing.
- Current Work
 - Coding up coverage to enhance verification metrics.
 - Exploring the concept of using config_db for configuration management, akin to uvm_config_db in UVM.

