

---

# TriggerPrimitive Generation: Progress Update

Alejandro Oranday

June 12, 2024


# What's been happening?

---

- NP04 starts running.
  - ⇒ RS ADC data parameters redefined:
    - ▶ ADC Integral, ADC Peak, and Peak Time.
  - ⇒ Configure RunningSum (RS) algorithms by plane.
  - ⇒ (**WIP**) TPHandler by plane.
- Documentation:
  - ▶ Frame expansion.
  - ▶ (**WIP**) TPG Algorithms.
- AVX2 vs Naive:
  - ▶ Consistent!
  - ⇒ Usable naive implementation in emulation & simulation.


# RS ADC Redefinition

Previously struggled with negative values and centering to 0 ADC.



# RS ADC Redefinition

No longer struggles!



# Plane Refactoring

---

TPG by plane is a clear refactor point:

- Thresholding, RS configuring, and TPHandler identities are all by plane.
- Code duplication happened in a rush.
- Prompts a new configuration schema (*OKS*).

⇒ *Targets v5.*

# Documentation

Diagrams of frame expansion: 14-bit to 16-bit.

31	38	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
95	94	93	92	91	90	89	88	87	86	85	84	83	82	81	80	79	78	77	76	75	74	73	72	71	70	69	68	67	66	65	64
127	126	125	124	123	122	121	120	119	118	117	116	115	114	113	112	111	110	109	108	107	106	105	104	103	102	101	100	99	98	97	96
159	158	157	156	155	154	153	152	151	150	149	148	147	146	145	144	143	142	141	140	139	138	137	136	135	134	133	132	131	130	129	128
191	190	189	188	187	186	185	184	183	182	181	180	179	178	177	176	175	174	173	172	171	170	169	168	167	166	165	164	163	162	161	160
223	222	221	220	219	218	217	216	215	214	213	212	211	210	209	208	207	206	205	204	203	202	201	200	199	198	197	196	195	194	193	192
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-



-	-	27	26	25	24	23	22	21	20	19	18	17	16	15	14	-	-	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	55	54	53	52	51	50	49	48	47	46	45	44	43	42	-	-	41	40	39	38	37	36	35	34	33	32	31	30	29	28
-	-	83	82	81	80	79	78	77	76	75	74	73	72	71	70	-	-	69	68	67	66	65	64	63	62	61	60	59	58	57	56
-	-	111	110	109	108	107	106	105	104	103	102	101	100	99	98	-	-	97	96	95	94	93	92	91	90	89	88	87	86	85	84
-	-	125	124	123	122	121	120	119	118	117	116	115	114	113	112	-	-	223	222	221	220	219	218	217	216	215	214	213	212	211	210
-	-	153	152	151	150	149	148	147	146	145	144	143	142	141	140	-	-	139	138	137	136	135	134	133	132	131	130	129	128	127	126
-	-	181	180	179	178	177	176	175	174	173	172	171	170	169	168	-	-	167	166	165	164	163	162	161	160	159	158	157	156	155	154
-	-	209	208	207	206	205	204	203	202	201	200	199	198	197	196	-	-	195	194	193	192	191	190	189	188	187	186	185	184	183	182

# Documentation

---

Continue documentation for TPG algorithms.

- No complex register manipulation; less diagrams.
- Some AVX2 rule-bending; more math.

```
// Perform the division of __m256i with a const int
inline __m256i _mm256_div_epi16(const __m256i va, const int b)
{
    __m256i vb = _mm256_set1_epi16(32768 / b);
    return _mm256_mulhrs_epi16(va, vb);
}
```





# Points to Ponder

---

- RS:
  - ▶ AbsRS is overflow prone.
    - ▶ Add an overflow guard after division? For reference,  $(|\text{sample}| * \text{scale})/10$ .
    - ▶ Apply the same guard to SRS?
  - ▶ Does SRS become the standard instead of ST?
- `uint16_t` → `uint32_t`?