



PIP-II LLRF - Quality Control and HW & SW Documentation

Shrividhyaa Sankar Raman
 PIP-II LLRF Final Design Review
 July 17, 2024

A Partnership of:
 US/DOE
 India/DAE
 Italy/INFN
 UK/UKRI-STFC
 France/CEA, CNRS/IN2P3
 Poland/WUST



Scope

- Introduction
- QA/QC Scope
- Software Management
 - Redmine Repository
 - GitLab Repositories – for the collaboration
- Documentation
 - FNAL Firmware/Software
 - LBNL Firmware/Software
- QA/QC and Safety
 - General QA Plan
 - Bench Test Procedure
- Process through Final Design
- Summary

Introduction – About me

- Engineer, AD-RF-LLRF
- M.S. Electrical Engineering
- Fermilab experience for 5 years.
- Front-End Software Development
- SOC FPGA - Linux OS/Firmware
- Control Systems Interfaces - ACNET, Labview, EPICS
- Testing and Validation of LLRF Systems.
- Git Repository and Code Management for Front-End Software / FPGA Firmware / VxWorks Projects.
- Code Documentation using Doxygen.

QA/QC Scope

- The LLRF System Quality Control Plan adheres to the Accelerator Systems (L2) and the PIP-II Quality Assurance Plans (DocDB#4805 and DocDB#142 respectively).
- It aligns with the Project Management Plan for the PIP-II Project.
- The LLRF systems required for the PIP-II Project is comprised of both hardware and software deliverables all residing within WBS.121.03.04.
- The LLRF System QA Plan reflects the systems, controls, and measures incorporated by the PIP-II Project to manage, plan, assess, and improve processes to deliver operational and scientific excellence in a consistent environment with minimal risk.
- This LLRF Systems QC Plan (QCP) covers the various acceptance and testing steps required to ensure these deliverables are provided to the project while meeting the required specifications.

Quality Assurance and Reliability of Software

- Software Management processes are crucial for system reliability and maintainability.
- Code Repositories in software management tools such as GitHub and GitLab allow changes in Firmware and Software to be deployed with minimal disruption to operations.
- Documentation of firmware / software is essential for continuous development and improvement.
- Good documentation facilitates wider firmware / software review and evaluation, thereby ensuring quality.

Software Management

- Redmine Git Repository:
 - Redmine is a flexible project management web application.
 - We have a Redmine repository for each Project.
 - Projects have subprojects with their own repositories for the various software / firmware components.
 - An example project is shown below.

650MHz STC

llrf-meson-ts1-fe-software
llrf-meson-ts1-firmware
llrf-meson-ts1-i2c-software
llrf-meson-ts1-init-software
llrf-meson-ts1-labview
llrf-meson-ts1-fe-software
llrf-meson-jlab-rcc-firmware

Project Management Tools - Redmine

Redmine is also being used as a project management tool to track Issues, Tasks and Milestones. An Example is as shown below:

The screenshot displays the Redmine interface for the project "650 Test Stand CMTF". The top navigation bar includes tabs for Overview, Activity, Issues (selected), Spent time, Gantt, Calendar, News, Documents, Wiki, Files, and Settings. A search bar is visible on the right. The main content area shows a list of issues with the following columns: #, Tracker, Status, Priority, Subject, Assignee, and Updated. The issues are filtered by "Status" set to "open".

#	Tracker	Status	Priority	Subject	Assignee	Updated
28684	Feature	Work in progress	Normal	SSA Calibration Modifications	Philip Varghese	07/08/2024 10:47 AM
28681	Bug	Resolved	Normal	ids2_rack.sh script unable to ping the device	Shrividhyaa Sankar Raman	07/08/2024 10:13 AM
28207	Task	Work in progress	Normal	IIFC/ DAE LLRF Upconverters and Downconverters Measurements	Ahmed Syed	08/01/2023 05:32 PM
28088	Task	Resolved	Normal	Microphonics Testing Addition To Cavity Emulator	Christopher Fultz	07/08/2024 10:21 AM
28068	Bug	Resolved	Normal	DAQ from LBL RFS controller	Shrividhyaa Sankar Raman	07/08/2024 10:37 AM
28057	Task	New	Normal	Power Supply Evaluation for UC and DC	Ahmed Syed	08/01/2023 10:50 AM
27740	Task	Resolved	Normal	650MHz PIP2IT RF Calibrations	Ahmed Syed	03/14/2024 02:47 PM
27658	Task	New	Normal	RFP1 LLRF Permit Testing	Philip Varghese	12/22/2022 10:14 AM
27646	Task	New	Normal	EPICS Interface Testing at CMTF 650TestStand	Philip Varghese	05/17/2023 10:13 AM
27560	Task	Resolved	Normal	Marble RFS Chassis Testing	Philip Varghese	07/08/2024 10:41 AM
27492	Task	New	Normal	Analysing Python Sripits in the PRC Directory	Shrividhyaa Sankar Raman	10/14/2022 10:15 AM
27465	Task	Work in progress	Normal	EPICS Documentation	Shrividhyaa Sankar Raman	07/08/2024 10:42 AM
27402	Feature	Resolved	Normal	Help Functions for EPICS	Shrividhyaa Sankar Raman	07/08/2024 10:43 AM
27183	Task	Resolved	Normal	EPICS interface for 650 MHz Cryomodule Test Stand	Philip Varghese	07/08/2024 10:44 AM
27182	Task	Resolved	Normal	Resonance Control Chassis Power Supply Problem	Daniel Klepec	07/29/2022 03:17 PM
27089	Task	Resolved	Normal	Extensions for Repurposed HWR Heliax Cables	Daniel Klepec	12/12/2022 03:07 PM
26982	Task	New	Normal	RFS 2A Swapped		05/26/2022 10:32 AM
26981	Task	Work in progress	Normal	Removal of RFS2A (#287) and replaced with (#284)	Philip Varghese	05/26/2022 10:32 AM
26913	Task	Resolved	Normal	Trouble shooting of RCC from 650 Test stand described in Milestone #26887	Daniel Klepec	05/04/2022 02:46 PM
26887	Milestone	New	Normal	6 Cavity Stepper Motor Controls Testing Completed	Philip Varghese	04/29/2022 03:14 PM
26466	Task	New	Normal	Pull RF Drive cables (3/8" heliax)(CH1-6) and terminate.		11/23/2021 11:16 AM
26464	Task	Work in progress	Normal	Order fiber optic cables and route from RFS(1-3), RCC(1,2) to Fiber Patch Panel Chassis(1-2).	Philip Varghese	01/19/2022 08:16 AM
26463	Task	Work in progress	Normal	IOC configuration	Pierrick Hanlet	03/15/2022 06:56 PM

Annotations in the image:

- "Bug" points to issue 28681 (Bug, Resolved).
- "Task" points to issue 28057 (Task, New).
- "Milestone" points to issue 26466 (Task, New).
- "Feature" points to issue 27402 (Feature, Resolved).



Project Management Tool - Redmine

Internal notes and documents are stored in the Wiki and Documents Tabs

The screenshot shows a Redmine Wiki page titled "EPICS for LLRF Systems". The page content includes:

- Quick Notes**
- How To Run the EPICS EDM GUIs for the System**
 - Open Controls PUTTY from the start menu.
 - Login as `epics@iocdev2 / ad130933-s7`.
 - Run the following commands once logged into `iocdev2 as epics`:
 - `iocdev2 > lrf`
 - `iocdev2 > pip2t`
 - Run the following commands once logged into `ad130933-s7 as epics`:
 - `ad130933-s7 > vxllrf` (for development system) / `stclrf` (for stc system)
 - `ad130933-s7 > vxlhome` (for development system) / `stcvl` (for stc system)

The start GUI should pop up!

- How to start and to stop the EPICS IOC and FEED**
 - Execute steps 1-3 of the previous section; this will get you to outback.
 - Once logged into outback, type: `> ssh epics@iocdev2 (gr) ssh epics@ad130933-s7`
 - cd to the bin folder
 - Run the following command:
 - `epics-> lrf<Device_Name>.bash`
 - `epics-> start<Device_Name>_FEED.bash`
 - Check whether the IOC is running, type: `epics-> ps aux | grep procServ`; if you see something like

```
epics 21987 0.0 0.0 21116 884 ? Ss 16:09 0:00 procServ -i *D*C --killsig 15 --logfile /home/epics/epicsDEV
epics 22279 0.0 0.0 21116 880 ? Ss 16:09 0:00 procServ -i *D*C --killsig 15 --logfile /home/icls-data/rf...
```

then the IOC and FEED are running and should NOT be started.

- If you need to stop both the IOC and FEED, type:
 - `epics-> pkill procServ`

- The lrf.bash script:**
- performs the setup commands and defines requisite environment variables
- launches the IOC in a background process called `procServ`
- sleeps for 20 seconds so that the IOC can complete initialization
- sets the default bias and DAC values
- launches the FEED in a background process called `procServ`
- Save and Restore**

The IOC startup script:

```
/usr/local/icls/epics/R3-15-5_1-0/modules/FEED/current/iocBoot/ioc<Device_Name>/st.cmd
```

has two commands to save and restore running parameters:

```
< int_restore.cmd
< start_restore.cmd
```

Save and Restore is presently running. However, the bias values are overwritten during the IOC initialization; hence setting nominal values after IOC initialization in the startup script, `lrf<Device_Name>.bash`

- Updating Software**
- Note that regardless of your operating system, you will need to obtain a Keberos Ticket first
- (from windows): open a terminal program like PuTTY (X11 forwarding should be enabled)
- Log into `outback@ral.gov`
- Once you are logged into outback, type: `> ssh epics@iocdev2 (gr) ssh epics@ad130933-s7`
- Change directory to `/usr/local/icls/epics/R3-15-5_1-0/modules/FEED/`
- Loading a Bitfile Manually**

The screenshot shows a Redmine Documents page titled "650 Test Stand CMTF". The page content includes:

- Documents**
- User documentation**
 - PIP-II LLRF Power Supply Evaluation for Upconverters and Downconverters
 - 06/27/2023 04:05 PM
 - Calibration Data for 650MHz HB650 Cavity Test (4/24/23)
 - 04/24/2023 09:44 AM
 - PHB650 CM LLRF Signal Calibrations
 - 05/15/2024 05:32 PM
 - HB650 Cavity 6 Testing - May 2024
 - 05/29/2024 03:51 PM
- Technical documentation**
 - 650MHz HB650 Cavity Test at CMTF LLRF Calibration-Spring 2023
 - 03/30/2023 07:54 AM


Sort by: Category, Date, Title, Author

Powered by Redmine © 2006-2019 Jean-Philippe Lang



Software Management

- GitLab
 - Continuous integration puts a great emphasis on testing automation to check that the application is not broken whenever new commits are integrated into the main branch.
 - Used by LBNL Collaboration.



- GitHub
 - Alternate code repository that Fermilab is moving towards.
 - Similar to GitLab
 - Manages software projects with features like issue tracking and code management.


Documentation

- Project Requirements
- Functional and Technical Requirements
- Design Documents
- Schematics, Software Flow-charts Documentation
- Test Procedures for individual hardware / software deliverables
- System Level Test Procedures (User Interface, Parameter / Control Settings, etc.)
- Quality Control (Test Results and Requirements Validation)

SYSTEM	DOCUMENT ID
LLRF FRS	ED0004194
Resonance Control System TRS	ED0005782
4-Channel Upconverter FRS	ED0004189
4-Channel Upconverter TRS	ED0005163
8-Channel Downconverter FRS	ED0004190
8-Channel Downconverter TRS	ED0005166
Mater Oscillator/ Reference Line System FRS	ED0005057

Software Documentation - Flowcharts

Front-End Initialization Sample



Software Documentation - Doxygen

- Doxygen is a tool for generating documentation from annotated C/C++ sources.

Generates a detailed Software Documentation

1	1
1 Class Index	1
1.1 Class List	1
2 File Index	3
2.1 File List	3
3 Class Documentation	5
3.1 acnet_queue_c Class Reference	5
3.1.1 Detailed Description	5
3.1.2 Constructor & Destructor Documentation	5
3.1.2.1 acnet_queue_c()	5
3.1.3 Member Function Documentation	6
3.1.3.1 _add()	6
3.1.3.2 find()	6
3.1.3.3 get_data()	7
3.1.3.4 get_id()	7
3.1.3.5 get_msg_type()	7
3.1.3.6 get_socket()	8
3.1.3.7 reset()	8
3.2 db_func_map_1 Struct Reference	8
3.2.1 Detailed Description	9
3.2.2 Member Data Documentation	9
3.2.2.1 func	9
3.2.2.2 name	9
3.3 client_c Class Reference	9
3.3.1 Detailed Description	9
3.4 client_desc_c Class Reference	9
3.4.1 Detailed Description	10
3.4.2 Member Function Documentation	10
3.4.2.1 add_client()	10
3.4.2.2 find_client_by_socket()	10
3.4.2.3 flag_for_removal()	11
3.4.2.4 isClientConnectionAvailable()	11
3.4.2.5 isClientTypeconnected()	11
3.4.2.6 remove_client()	13
3.5 list_c Class Reference	13
3.5.1 Detailed Description	13
3.5.2 Member Function Documentation	14
3.5.2.1 add()	14
3.5.2.2 find()	14
3.6 Parameter_1 Class Reference	14
3.6.1 Detailed Description	15
3.6.2 Member Data Documentation	16

Generated by Doxygen

Example of a function description

4.3.2.10 DAQ_thread()

```
void* DAQ_thread (
    void * ptr )
```

Pthread for doing the tasks required for each DAQ cycle.

This function continuously runs to acquire waveforms from the SOCMFC, handle parameter changes, and send data to labview clients.

1. Take mutex semaphore
2. Set up interrupt from FPGA DAQ system
3. Get the time, calculate the period, and set the DAQ loop start time
4. Handle changes from the control clients
5. Check to see which Labview clients are still connected
6. Check for DAQ mode changes
7. Fill local array data from SDRAM
8. Add Labview requested waveforms from SDRAM to Labview data packets
9. Execute DAQ callbacks
10. Update control system update list
11. Create Labview headers
12. Send data to Labview clients
13. Get time, calculate the DAQ loop time
14. Release mutex semaphore

Parameters

<i>ptr</i>	Pointer to system variables structure
------------	---------------------------------------

Documenting LBNL Code

- Weekly meetings are held with the team at LBNL, to review firmware/software structure and details to develop complete documentation
- These sessions are mainly aimed at real-time debugging, code walkthroughs and documentation updates.
- They provide benefits such as enhanced understanding of firmware logic, immediate issue resolution, and continuous improvement of documentation.
- It also provides training to FNAL staff to be able to take ownership and provide for future development and code maintenance.

Documenting LBNL Code

- The document generated is constantly updated with new concepts discussed every week and better understanding of the code.
- A picture of some of the topics covered in this draft is shown below.

CONTENTS

Chapter 0 INTRODUCTION	4
Chapter 1 MAKEFILES	5
1.1 Newad Registers	7
Chapter 2 WAVEFORM ACQUISITION.....	12
2.1 Banyan Memory	12
2.2 IQ Trace	12
2.3 SEL Waves	14
Chapter 3 ENVIRONMENT SETUP	16
3.1 SSH for Cloning from GitLab	16
3.1.1 Generate an SSH key pair:.....	16
3.1.2 Add an SSH key to your GitLab account:.....	16
3.1.3 Cloning Project from GitLab	17
3.2 Setting up Vivado	17
3.3 Other Tools Required to Generate Bitfile for the RFS.....	18
3.4 Building the Bitfile.....	19
Chapter 4 FIBER COMMUNICATION	20
4.1 Fiber Connections to RF Controllers.....	20
4.2 Point-to-Point Connections.....	20
4.3 ChitChat Serial Protocol.....	21
4.4 Packet Format.....	22
4.5 Link Up Detection.....	22
4.6 Error Detection.....	23
4.7 Throughput and Latency	23
4.8 Clocking.....	23
4.9 Transceiver Connection	23
4.10 Data Flow	23
4.11 Status/Debug Signals.....	24
Chapter 5 CALIBRATIONS	25
5.1 Launching of Calibration Python Scripts.....	25
5.2 Calibrating Python Scripts	26
5.2.1 piezo_chirp_check.py.....	27

Quality Control Plan

- Quality Control Plan is a very important document that ensures production quality.
- To maintain the quality of production following steps will be incorporated for the production process.
 - Inspection of the raw material and components, rejection, and replacement
 - Appropriate Storage
 - Physical inspection at every stage of sub systems assembly
 - Physical and electrical testing for quality check
 - Qualification of complete chassis
 - Functional testing after all the qualification tests
 - QC Document Finalized#: PIP-II-doc-5496

Bench Testing Procedure

- Control systems interface
 - Verify all PVs on EPICS screens are communicating with the chassis appropriately. Read and write functions for PVs should be checked on bench and prior to usage of chassis at PIP-II.
- Software functionality
 - Key features such as calibration / control settings, waveform acquisition and protection features such as RF overdrive / Quench detection.
- Drive Signal testing for timing, amplitude and jitter.
- Triggers and monitors using oscilloscope by connecting to monitor channels.
- Automation using scripting languages maybe helpful for consistent and repeatable testing of various modules.

Safety

- The system shall abide by all Fermilab ES&H (FESHM) and all Fermilab Radiological Control Manual (FRCM) requirements including but not limited to:
 - Electrical Safety
 - FESHM Chapter 9110 Electrical Utilization Equipment Safety
 - FESHM Chapter 9160 Low Voltage, High Current Power Distribution Systems
 - FESHM Chapter 9190 Grounding Requirements for Electrical Distribution and Utilization Equipment
 - Radiation Safety
 - FRCM Chapter 8 ALARA Management of Accelerator Radiation Shielding
 - FRCM Chapter 10 Radiation Safety Interlock Systems
 - FRCM Chapter 11 Environmental Radiation Monitoring and Control
 - General Safety
 - FESHM Chapter 2000 Planning for Safe Operations
 - Follow LOTO Procedures

Process through Final Design

- Support EPICS API for SoCFPGA architecture.
- Support the transition from Redmine repositories to GitHub.
- Incorporate LBNL / LCLS-II scripting and code management features to Fermilab tools.
- Develop adequate documentation of all the tools, procedures and code base including system level information.
- Develop test benches to validate all code components.

Summary

- Currently using Redmine as the code management repository.
- Documenting all the steps, observations and results, throughout the project are an essential part of project completion.
- Follow QA/QC Plan to adhere to all Quality procedures for all LLRF Systems.
- IOC/ EPICS interface for PIP-II controls.

Thank You

Backup Slides

PIP-II LINAC Code Organization

- PIP-II LINAC LLRF Systems are organized into seven projects areas:
 1. RFQ
 2. Bunchers
 3. HWR
 4. SSR1
 5. SSR2
 6. LB650
 7. HB650
- While there is a lot of commonality in firmware and software content, they may need to be distinct due to differences in tuners and resonance control.

System Level Testing

STC650 Test Stand LLRF System Checklist

Checklist Items

1. Reference Input Signal	3
2. Parameter Spreadsheet and Parameter Functionality	3
3. Startup Checklist	3
4. Configure System Debugging	3
5. CHANGE Callback Functionality Checklist	3
6. WRITE Callback Functionality Checklist	5
7. CW 650 MHz Cavity Probe Input Waveforms and Scalar Values	6
8. CW 650 M Forward Power Input Waveforms and Scalar Values	8
9. CW 650 MHz Reverse Power Input Waveforms and Scalar Values	10
10. CW Frequency Offset Waveforms and Scalar Values	12
11. CW RF Drive Testing	13
12. CW Feedback Loop Testing	15
13. Pulsed Mode Signal and Feedback Testing	17
14. Data Saving Test	20
15. Cavity Resonant Frequency Error Testing	20

Sample of a test procedure

7. CW 650 MHz Cavity Probe Input Waveforms and Scalar Values

- Connect a 650 MHz signal from a source (phase locked to the 1.3 GHz master oscillator source) to the Cavity Probe input of the down-converter (Channel 2) with a power level of +5 dBm.
- Set **Labview** Cavity Down-converter mag calibration to 1.
- Set **Labview** Cavity Down-converter phase calibration to 0 degrees.
- Set **Labview** Cavity to MV calibration to 1.
- Set **Labview** Cavity Length calibration to 1 m.
- Set cavity probe waveform units to MV/m
- Set cavity probe averaging window to a start time of 10000 us, and a width of 10000 us.
 - Cavity Probe scalar value (mag and phase) show correct averaged values.....
- Set cavity probe averaging window to a start time of 10000 us, and a width of 50000 us.
 - Cavity probe scalar value (mag and phase) show -1 error.....
- Set cavity probe averaging windows to a start time of 10000 us, and a width of 10000 us.
 - Cavity Probe scalar values (mag and phase) show correct averaged values.....
 - Waveform Display Cavity Probe = _____ (primary I) _____ (primary Q)
 - Waveform Display Cavity Probe = _____ (MV/m) _____ (deg)
 - Chart Display Cavity Probe = _____ (MV/m) _____ (deg)
 - Front Panel Scalar Cavity Probe = _____ (MV/m) _____ (deg)
- Set **Labview** Cavity Down-converter magnitude calibration to 0.5.
 - Waveform Display Cavity Probe = _____ (primary I) _____ (primary Q)
 - Waveform Display Cavity Probe = _____ (MV/m) _____ (deg)
 - Chart Display Cavity Probe = _____ (MV/m) _____ (deg)
 - Front Panel Scalar Cavity Probe = _____ (MV/m) _____ (deg)
- Set **Labview** Cavity Down-converter phase to 30 degrees.
 - Waveform Display Cavity Probe = _____ (primary I) _____ (primary Q)
 - Waveform Display Cavity Probe = _____ (MV/m) _____ (deg)
 - Chart Display Cavity Probe = _____ (MV/m) _____ (deg)
 - Front Panel Scalar Cavity Probe = _____ (MV/m) _____ (deg)
- Set Cavity to MV calibration to 5.
 - Waveform Display Cavity Probe = _____ (primary I) _____ (primary Q)
 - Waveform Display Cavity Probe = _____ (MV/m) _____ (deg)
 - Chart Display Cavity Probe = _____ (MV/m) _____ (deg)
 - Front Panel Scalar Cavity Probe = _____ (MV/m) _____ (deg)
- Set Cavity Length calibration to 2 m.
 - Waveform Display Cavity Probe = _____ (primary I) _____ (primary Q)
 - Waveform Display Cavity Probe = _____ (MV/m) _____ (deg)
 - Chart Display Cavity Probe = _____ (MV/m) _____ (deg)

6

