High-performance test bench for the automation of DAPHNE board minimum performance tests

Diego Restrepo (PhD in Physics)

- Jaime Osorio (PhD in Physics)
- Oscar Zapata (PhD in Physics)
- Jorge Lopez (PhD in Physics)
- Fabian Castaño (PhD in Electronics Engineering and Computer Science)

Universidad de Antioquia (DUNE collaboration member since June 2022)









What is DUNE?



- Investigate Neutrino oscillation to prove charge parity violation (CP)
- Determine the order of the mass of the neutrinos
- Study supernovae, the formation of neutron stars and black holes









Far Detector (FD)



B. Abi, R. Acciarri, M. Acero, G. Adamov, D. Adams, M. Adinolfi et al., Volume IV. the DUNE far detector single-phase technology, Journal of Instrumentation 15 (aug, 2020) T08010–T08010.



Horizontal and Vertical Drift

• ProtoDUNE-2

Prototype Experiment built in CERN (Geneva, Switzerland)

















DAPHNE V1 and V2A

Firmware

Hardware





21/02/2022

Software CLOCK = 240 MHz











DAPHNE V3 Kria KR260 – DAPHNE V3 LIAN **T**EIA Design of new architecture for Data Acquisition System 🛟 Fermilab Acquisition of development boards for the 4 collaboration in ar úite VirtualBo ()-________________ '__\\|\\\\\/// |\|\|_|\> < XILINX ubuntu TITIS GitHub https://github.com/fabioc9675/KRIA Starter Guide/blob/ documentation/Tutorial/T01 Kria and Vivado.md









DEEP UNDERGROUND NEUTRINO EXPERIMENT

CHALLENGES (Operation and Diagnosis)

- It is necessary to implement an automatic test.
- Manual test:
 - A lot of time
 - Reprocessing
 - Non-standardization
 - Possible failures
- Automatic test:
 - Better performance
 - Multiple evaluation simultaneously
 - Standardization
 - Traceability.

VOLTAGE GENERATION AND MONITORING



Also, can be used to do diagnosis and evaluation of performance in real time









Institutional Goals

- To define of minimum operating requirements and testing protocol.
- To design and manufacturing an electronic test bench board system.
- To evaluate and validating the test bench performance.
- To evaluate the performance of a DAPHNE board using the test bench.



Use the test bench infrastructure to simulate hardware event signals and assess the performance of the DAPHNE board.









Proposed technical tests

- **Operating voltage test:** Verify the board operation under specified voltages.
- **Board impedance test:** Evaluate signal integrity, power distribution and high-frequency performance.
- **Digitizing systems (AFEs) test:** Validate the AFE's performance, linearity, noise levels, dynamic range, and overall fidelity in digitizing signals from various sources.
- PL operation (Fast DAQ) test: Timing accuracy, synchronization capabilities, data integrity, and overall system throughput.
- **Signal conditioning test:** Gain, frequency response, linearity, noise levels, distortion, and impedance matching.
- **PS operation (Slow control) test:** Reliability, responsiveness, and accuracy in performing slow control tasks, such as adjusting settings, configuring parameters, or managing system states.









High-performance test bench for the automation of DAPHNE board minimum performance tests

Diego Restrepo (PhD in Physics)

Jaime Osorio (PhD in Physics)

Oscar Zapata (PhD in Physics)

Jorge Lopez (PhD in Physics)

Fabian Castaño (PhD in Electronics Engineering and Computer Science)

Universidad de Antioquia (DUNE collaboration member since June 2022)









Test bench architecture









Test bench as event signal simulator

DAC3154 S ACTIVE

https://www.ti.com/product/DAC3154

Dual-channel, 10-bit, 500-MSPS digital-to-analog converter (DAC) with input FIFO and current sour



UNIVERSIDAD

Ser Sabery Servi





LoopBack with AFE5808A

PoS(NuFact2021)191







DEEP UNDERGROUND NEUTRINO EXPERIMENT

Test bench as event signal simulator

- Generation of simulated events based on physics.
- Measurement of the performance in readout system.
- Diagnosis of electronics' system.











Concept design



















Update March 2024









DAC High Speed new analysis

- DAC53508 Octal, 10-bit, buffered-voltage-output DAC with SPI (<u>https://www.ti.com/lit/ds/symlink/dac53508.pdf?ts=1707117365109</u>)
- AFE7950 4-transmit, 6-receive RF-sampling transceiver, 600-MHz to 12-GHz, max 1200-MHz IBW (https://www.ti.com/lit/ds/symlink/afe7950.pdf?ts=1707153096602&ref_url=https%253A%25 2F%252Fwww.ti.com%252Fproduct%252FAFE7950)
- AFE7900 4T6R RF Sampling AFE with 12 GSPS DACs and 3 GSPS ADCs (<u>https://www.ti.com/lit/ds/symlink/afe7900.pdf?ts=1707154656670&ref_url=https%253A%25</u> <u>2F%252Fwww.ti.com%252Fproduct%252FAFE7900</u>)
- AD9088 Apollo MxFE Octal, 16-Bit, 16 GSPS RF DAC and Octal, 12-Bit, 8 GSPS RF ADC (<u>https://www.analog.com/en/products/ad9088.html</u>)
- MAX5869 16-Bit, 5.9Gsps Interpolating and Modulating RF DAC with JESD204B Interface (<u>https://www.analog.com/media/en/technical-documentation/data-sheets/MAX5869.pdf</u>)
- AD9164 16-Bit, 12 GSPS, RF DAC and Direct Digital Synthesizer (<u>https://www.analog.com/media/en/technical-documentation/data-sheets/AD9164.pdf</u>)









KR260 Carrier Board Explorer











Simulation model building

• Biexponential model (Radiation events' model)

 $y(t) = A(e^{(t-t_0)/ au_D} - e^{(t-t_0)/ au_R})$

Baseline noise extraction



 Radiation Event sampled (Geiger Detector)



• Event model fitting











Simulation model building



Design of Event counter

Trapezoidal Shaper Filter and **DPP** implementation

Trapezoidal Shaper

y[n] = y[n-1] + C[n]

 $C[n] = B[n] + M \ast A[n]$

B[n] = B[n-1] + A[n]











Simulation model building

• Multiple event simulation











Simulation model building

• Multiple event simulation

top_tb_behav.wcfg × top_tb.vhd ×											
Q 💾 🤁 G	2 22 ¥	→ Γ	K N ± ±	r + Γ Γ⇔ ⇒Γ −Γ							
Name	Value		200.00000000 ms	300.00000000 ms	400.00000000 ms	500.00000000 ms	600.000000000 ms	700.00000000 ms	800.00000000 ms	900.00000000 ms	
> 👑 x[31:0]	73										
> ₩ y[31:0]	19										
> 👹 y[31:0]	25920								_		
> 😻 datao[31:0]	17										
> 😼 fifoo[31:0]	00000000					000000	000				
> 👹 fifo_o[31:0]	00000000					000000	000			_	
✓ ♥ fifoy[0:10]	5,3,3,2,2,1,	1,2	1,2,1,1,0,0,1,0,	2,2,1,1,0,0,1,0	2,2,2,1,0,0,1,0,				. 4,3,3,2,2,0,1,1	4,3 5,3,3,2,	
[0]	5		1			2		X3	4	<u> </u>	
16 [1]	3				2				3		
16 [2]	3		1		*	2	X		3)	
1. [3]	2		(1		X		2			
lē [4]	2			0			_1			,	
	1									-//	
16 [7]	1			0		- <u>\</u>		1			
]6 [8]	0										









Next Steps

- Finalization of component evaluation
- Present a first version of the Schematic definition and design
- Generate a difference equation of the simulation model and implementation in Hardware









High-performance test bench for the automation of DAPHNE board minimum performance tests

Diego Restrepo (PhD in Physics) Jaime Osorio (PhD in Physics) Oscar Zapata (PhD in Physics) Jorge Lopez (PhD in Physics)

Valentina Restrepo (Electronics Student) Valentina Rodriguez (Physics Student) Jeronimo Lopez (Physics Student) Diego Salazar (Master Student)

Fabian Castaño (PhD in Electronics Engineering and Computer Science)

Universidad de Antioquia (DUNE collaboration member since June 2022)











Update August 2024





UNIVERSIDAD DE ANTIOQUIA





24

Components support

Direc Calle Ciud Nit: Sitio Tolé Ases CLE Cant Av. I Ciud Sitio Tolé Sitio Sit	Ceción: S 48D N 48D N 48	D iede Print * 65A - : dellin - (0 4.424-06) 4.424-06 iede Print * 65A - : dellin - (0 4.424-06) * 7(4) + 3 *	ELECTRÓNICA I+D S.A.S. Maria 19 Januaria Satasani-dronacia Satasan	Portas de page:	FACTURA P 50054 Transferrence	2 demon de 201
-	-	Ind		Cit All	1 Tonic Onicario	TO THE
-	1	Und	ARALOG USLOTERT 3 PRO BUNDLE	4/1-060	\$ 2.519.400,00	\$ 2.519.400,00
2	1	Und	EVAL BOARD FOR DAC3154	DAC3154EVM	\$ 3.245.900,00	\$ 3.245.900,00
3	1	Und	IC MOD SOM KZ6C ZYNQ MPSOC	SM-K26-XCL2GC	\$ 2.602.600,00	\$ 2.602.600,00
4	1	Und	CONN HEADER R/A 14POS 2MM	878331420	\$ 11.800,00	\$ 11.800,00
5	4	Und	CONN HDR 12POS 0.1 GOLD PCB R/A	PPPC062LJBN-RC	\$ 7.800,00	\$ 31.200,00
0	1	Und	IC REG BUCK ADJ/6.5V 9A 85LGA	PI3546-00-LGIZ	\$ 128.800,00	\$ 128.800,00
/	4	Und	DC DC CONVERTER 0.5-5.5V	PDT006ADX3-SRZ	\$ 75.400,00	\$ 301.600,00
8	1	Und	IC REG LIN POS ADJ SOBMA BSORC	ADP7105ARDZ-R7	\$ 40.100,00	\$ 40.100,00
9	1	Und	IC BUS SWITCH 2 X 1:4 16TSSOP	TCA9546APWR	\$ 8.300,00	\$ 18.300,00
11	-	Und	C TRANSLATOR BUREL TIONAL SWS	PCA93060CTR	\$ 3.900,00	\$ 3.900,00
12		lind	SERVICE ADDITION AND ADDITION AND A ADDITIONAL ADDITICAL	MCPY6061-E/MS	5 8.600,00	5 8.600,00
13		Und	C ADC 12811 SAK IONOTH	AUS/138QKTERQ1	\$ 52.800,00	\$ 52.800,00
14	1	lind	XTAL OSC X0 25 0000HHZ LVCMOS	30338A-D-UMK	\$ 150.500,00	\$ 150,500,00
15	1	Und	Y TRANS TO REPECTIVALE COMA	CWAST3-023.0M	\$ 26.700,00	5 26.700,00
				and some rives own	\$ 3.500,00	\$ 5.500,00
16	'	Und	IC USB TO UART BRIDGE QPN24	CP2102N-A02-GQFN24	\$ 27.300,00	\$ 27.300,00
17	1	Und	FILTER RC(PI) 22 OHW/68PF SMD	STF202-22T1G	\$ 3.300,00	\$ 3.300,00
18	1	Und	IC DAC 12BIT V-OUT 16TSSOP	AD5327BRUZ	\$ 148.000,00	\$ 148.000,00
19	1	Und	IC VREF SERIES 0.04% 850K	ADR444BRZ	\$ 70.600,00	\$ 70.600,00
20	1	Und	IC CMOS Z CIRCUIT &SON	OPA232GAIDRGT	\$ 23.900,00	\$ 23.900,00
21	1	Und	CONN D-SUB RCPT 9POS R/A SLDR	D09533E4GV00LF	\$ 11.600,00	\$ 11.600,00
12	1	Und	IC MDD SOM KZ6C ZYNQ MPSOC	SM-K26-XCL2GC	\$ 2.602.600,00	\$ 2.602.600,00
23	2	Und	IC TRUE CTUR USE SOVOIR	US85744T-1/2G	\$ 49.000,00	\$ 98.000,00
24	4	Und	IL TRAFOLDIVER TALLY 1/1 3/QFN	USB3320C-EZK-TR	\$ 13.300,00	\$ 26.600,00
25	4	Und	The DADE 5 DADE (2001)	TPD4E05006DQAR	\$ 4.300,00	5 17.200,00
20	1	lind	I TO UNUE 2.3YTME BURE	UPD130120KYR	\$ 3.700,00	5 18.500,00
28	1	line	TVS DIDDE 5 SWAR BLIDEN	TROATONALLO-00	3 13.400,00	3 10,400,00
29	1	Und	CONN MICRO SD CARD PLISH-PLISH 8/4	5025700893	\$ 37,200,00	\$ 3.700,00
30	4	Und	IC ETHERNET PHY 48VOEN	DP83862CSBGZT	\$ 47 900,00	\$ 195 400,00
31	4	Und	CONN JACK 4PORT 1000 BASE-T PCB	0879-2028-54	\$ 157 500,00	\$ 630,000,00
32	2	Und	CONN RCPT DISPLAYPORT 20P SND RA	472720001	\$ 37 500,00	\$ 75,000,00
33	1	Und	TVS DIODE 5.5VWM 1550N	TPD85009DSMR	\$ 9,700.00	\$ 9,700,00
34	5	Und	IC TRANSLTR BIDIRECTIONAL 10UQFN	SN74AVCZT245RSWR	\$ 6,400.00	\$ 32,000,00
35	1	Und	IC PWR SWITCH N-CHAN 1:1 SOT23-5	STMPS2151STR	\$ 8.400,00	\$ 8.400,00

_	_								
36	1	Und	IC CLK BUFFER 1:4 250MHZ 8TSSOP	NB3V1104CDTR2G	\$ 19.700,00	\$ 19,700,00			
37	1	Und	IC BUS SWITCH 2 X 1:4 1650IC	TCA9546ADR	\$ 10.200,00	\$ 10.200,00			
38	3	Und	IC EEPROM 64KBIT I2C 1MHZ 8TSSOP	M24C64-DRDW8TP/K	\$ 3.200,00	\$ 9.600,00			
39	1	Und	CONIN SFP+ RCPT 20POS SLD R/A SMD	744410001	\$ 18.100,00	\$ 18,100,00			
40	1	Und	CONN RCPT 60POS SMD GOLD	DF40HC(4.0)-60D5-0.4V(51)	40HC(4.0)-60DS-0.4V(51) \$ 11.200,00				
41	3	Und	IC PWR SWITCH N-CHAN 1:1 SOT23-5	STMPS2161STR	\$ 8.300,00	\$ 24.900,00			
42	1	Und	IC USB HS QUAD UART/SYNC 64-LQFP	FT4232HL-TRAY	FT4232HL-TRAY \$ 39.100,00				
43	1	Und	IC EEPROM 2KBIT MICROWIRE BDIP	93LC568-I/P	\$ 2.600,00	\$ 2.600,00			
44	1	Und	CONN RCPT USE2.0 MICRO AB SMD RA	ZX62D-AB-5P8(30)	\$ 6.100,00	\$ 6.100,00			
45	6	Und	IC REG LINEAR POS ADJ 500MA 8QFN	MP8904DD-LF-P	\$ 12.300,00	\$ 73.800,00			
46	1	Und	IC OSC WATCHDOG 10VSON	TPS3430WDRCR	\$ 12.300,00	\$ 12.300,00			
47	8	Und	CONN 0.635MM HDR 60POS SMD	ADW6-60-01.5-L-4-2-A-TR	\$ 130.500,00	\$ 1.044.000,00			
48	4	Und	ROUND SPACER STEEL SMM	9774050960R	\$ 7.300,00	\$ 29.200,00			
49	6	Und	IC REG LINEAR POS ADJ 500MA 8Q/FN	MP8904DD-LF-P	\$ 12.300,00	\$ 73.800,00			
50	2	Und	IC CURRENT MONITOR 0.15% 16TSSOP	INA260AIPW	\$ 39.300,00	\$ 78.600,00			
51	1	Und	IC PWR LMT SWITCH N-CH 1:1 10QFN	MP5016HGQH-Z	\$ 9.800,00	\$ 9.800,00			
52	1	Und	Comision por transferencia	N/R	\$ 120.000,00	\$ 120.000,00			
_									

27 de Mayo de 2024

Se recibe material a conformidad y completo

Descuento: \$ 0,00 \$ 14.759.300,00 Subtotal - Der Flete Nacional \$ 0,00 MA19% Total: \$ 2.804.267.00 \$ 17.563.567,00

Recibe: Fabron Andres Castuño Usuya 10384:09651 Universidad de Antropuia Cinvestav





UNIVERSIDAD DE ANTIOQUIA





schematics design

• Libraries design

Serching for the libraries of non-generic componentes such as the SOM and converters like DAC and ADC.





26









schematics design

Component placement

After gathering all the necessary libraries, each schematic sheet was created, following Fermilab's schematic format.

Test_Board_Design.PrjPcb		
🔺 🖿 Source Documents		
[1] SOM_A_B_C_D.SchDoc	D ·	
[2] SOM_E_F_G_H.SchDoc		
🕞 [3] Sensor_I2C.SchDoc		•
[4] SPI_Devices.SchDoc		
5] USB_UART.SchDoc		
🔚 [6] Clock_Generator_Chip.SchDoc	D ·	
🔚 [7] Power_1.SchDoc		
🔚 [8] Power_2.SchDoc		
🕞 [9] SFP.SchDoc		
[10] KRIA.SchDoc		
📑 Test_Board_Design.BomDoc		

















Component placement

The KRIA, SOM_A_B_C_D, and SOM_E_F_G_H schematics correspond to the sheet 3 of the Fermilab's schematics.

*The libraries needed to be updated



SOM_E_F_G_H schematic*



SOM_A_B_C_D schematic*













Component placement

The KRIA, SOM_A_B_C_D, and SOM_E_F_G_H schematics correspond to the sheet 3 of the Fermilab's schematics.

*The libraries needed to be updated



SOM_E_F_G_H schematic*



SOM_A_B_C_D schematic*





29









Component placement

Board sensors



Analog chain test















Component placement

JTAG and UART



Clock generator















Component placement

SFP connection









Cinvestav





Summary progress

Schematic	Progress				
Kria SOM connection	28				
Analog sensor chain	17				
Dac signal chain	20				
JTAG and UART	90				
Clock generator	90				
SFP connection	52				
Test point coupling	3				
Voltage sources	80				











Generation of exponential pulses

• Pulse simulation

The Generation of Exponential Pulses with Modulation combines the use of the Z-Transform and predefined data arrays to create pulses in digital systems.





Experimental setup





UNIVERSIDAD DE ANTIOQUIA







Generation of exponential pulses

Pulse simulation

Difference equation implementation

--import Library library IEEE; use ieee.std logic 1164.all; use ieee.numeric_std.all; entity expo_transf_Z is Port (clk : in STD_LOGIC; -- clock divided to 115200 reset : in STD_LOGIC; --reset pulse_trig : in STD_LOGIC; --pulse signalout : out STD LOGIC VECTOR (7 downto 0); --output signal enable_tx : out STD_LOGIC); --enables transmission end expo_transf_Z; architecture Behavioral of expo_transf_Z is constant Yinicio : integer := 253; constant alfa : integer := 968; type states_type is (5_rst, S0, S1, S2); --defines 4 states signal current_s, next_s : states_type; --signal to store current and next state signal counter : integer := 0; --for counting begin transition: process(clk, reset) variable Yvector : std logic vector(19 downto 0); variable Ypaso : std_logic_vector(7 downto 0); variable Yactual: integer; variable Ycambio: integer; begin if reset = '1' then current_s <= S_rst;</pre> -if reset is activated, set the current state to S_rst elsif rising edge(clk) then enable_tx <= '1';</pre> current_s <= next_s; --if there is a rising edge in the clock, enable transmission and update the current state with the next state if current_s = S_rst then Yvector := (others => '0'); Ycambio := 0: Yactual := Yinicio: signalout <= std_logic_vector(to_unsigned(Yactual, 8));
--if the current state is S_rst, initialize variables and set the output signal</pre> -- to the binary representation of 253 elsif current_s = S0 then Yactual := Yinicio; signalout <= std_logic_vector(to_unsigned(Yactual, 8));</pre> -- if the current state is 50, show the binary representation of 253 elsif current_s = S1 then Yactual := Yactual * alfa; Yvector := std_logic_vector(to_unsigned(Yactual, 20)); Ypaso := Yvector(17 downto 10); signalout <= Ypaso; Yactual := to_integer(unsigned(Ypaso)); --if the current state is S1, perform calculations with Yactual and alfa, updating Yvector and Ypaso --displaying the binary representation of Ypaso

if Ypaso = "00000000" then current s <= S2: --if Ypaso is 0, then transition to state S2 end if; elsif current_s = S2 then signalout <= (others => '0'); end if; end if; --if the current state is S2, set the output to 0 end process; states_logic : process(current_s, pulse_trig) --this process defines the logic between states begin case current_s is when S_rst => next_s <= S1;</pre> --S_rst always transitions to state S1 when S0 => if pulse trig = '1' then next_s <= S0;</pre> -- S0 transitions to itself if the pulse is active else next_s <= S1;</pre> end if; --otherwise, it transitions to S1 when S1 => if pulse_trig = '1' then next_s <= S0;</pre> --S1 transitions to S0 if the pulse is active else next_s <= S1;</pre> end if; --otherwise, it transitions to S1 when S2 = >if pulse_trig = '1' then next s <= S0; --S2 transitions to S0 if the pulse is active else next_s <= S2;</pre> end if; --otherwise, it transitions to S2 when others => next s <= S2;</pre> -- in other cases, it transitions to S2 end case;

end process; end Behavioral;





UNIVERSIDAD DE ANTIOQUIA





Generation of exponential pulses

• Pulse simulation





36







GICM



Cinvestav

Generation of exponential pulses

Pulse simulation

Comparison

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Fa	Methodology	QoR Sugg	LUT	FF	BRAM	URAM	DSP
✓ ✓ synth_1 (active)	constrs_1	Synthesis Out-of-date										0	0	0	0	0
✓ impl_1	constrs_1	Implementation Out-of-date	13.534	0.000	0.125	0.000	0.000	1.675	0	113 CW, 2 Warn		223	180	0	0	1
🗸 🗁 Out-of-Context Module Runs																
✓ ✓ design_2		Submodule Runs Complete														
design_2_processing_system7_0_0_synth_1	design_2_processing_system7_0_0	synth_design Complete!										24	0	0	0	0
<pre> design_2_expo_transf_Z_0_0_synth_1</pre>	design_2_expo_transf_Z_0_0	synth_design Complete!										9	18	0	0	1
✓ design_2_serial_tx_0_0_synth_1	design_2_serial_tx_0_0	synth_design Complete!										105	77	0	0	0
✓ design_2_rng_pulse_gen_0_0		Using cached IP results														
✓ ✓ burned_data_design		Submodule Runs Complete														
burned_data_design_processing_system7_0_0	_ burned_data_design_processing_system	synth_design Complete!										24	0	0	0	0
✓ burned_data_design_burned_data_0_0_synth_	1 burned_data_design_burned_data_0_0	synth_design Complete!										33	47	0	0	0
✓ burned_data_design_serial_tx_0_0		Using cached IP results														
✓ burned_data_design_rng_pulse_gen_0_0		Using cached IP results														





37











Cinvestav

Previous Concept design



















Previous Concept design











New Concept design





















UNIVERSIDAD DE ANTIOQUIA





40

Next Steps

- Completing all remaining schematics with their appropriate libraries.
- Designing boards for DAC testing
- Random Signal Modulation











Thank you!







