Precision timing ASIC

A recent real-life example: The development of ETROC for CMS Endcap Timing Layer (ETL) using LGAD sensors



ETROC: Endcap Timing ReadOut Chip

Outline of this lecture

- A brief history of time
 - Motivations of precision timing detector for HL-LHC and beyond
- How to approach precision timing ASIC design specifications: system considerations
- The development of ETROC: from initial prototypes to final ASIC
 - some unique challenges encountered and solutions
- What's involved in testing precision timing ASIC
 - some highlights of testing results/methods
- Future prospect with one R&D example

In this lecture, will use LGAD-based precision timing detector ASIC development as example: CMS Endcap Timing Layer (ETROC)

🛯 🛟 Fermilab

11/19/2024

Ted Liu, Precision Timing ASIC

An old story from my graduate school days (CLEO experiment at Cornell Wilson Lab)

Long ago, a young theoretical physicist had real trouble finding a girlfriend for a *long* time. Very frustrated, he complained to Hans Bethe at Cornell, Hans's advice (with his strong German accent):

Young man, if the cross section is so low, increase the luminosity !

Rate = $\sigma \mathcal{L}$ σ - cross-section probability that an interaction will occur

Good advice for HEP over the past four decades and beyond...

Hans Bethe: Nobel Prize in 1967 for his work on theory of stellar nucleosynthesis "supreme problem - solver of the 20th century" -- Freeman Dyson (Princeton)

辈 Fermilab

3

Slide / 3



that later became critical to top quark discovery and Higgs discovery ...

Today, we are developing precision timing silicon detector (LGAD based) for HL-LHC upgrade



p 4 11/19/2024 Ted Liu, Precision Timing ASIC

Fermilab Tevatron Physics BEFORE 1990 (before sensor + ASIC):









Historically, sensor and ASIC have played a critical role in HEP since ~1990s



p 6 11/19/2024 Ted Liu, Precision Timing ASIC

Higher luminosity means higher pile-up events



Silicon tracker with precision position information alone will not be enough to separate the pile-up events, precision timing detector can help: *CMS Endcap Timing Layer (ETL) is designed for this purpose*



CMS new MTD (MIP Timing Detector)



Ultra-Fast Silicon Detectors (LGAD)



A slide from Nicolo Cartiglia



- In UFSD, a moderately p-doped implant creates a volume of high field, where charge multiplication happens.
- The low gain allows segmenting and keeping the shot noise below the electronic noise since the leakage current is low.







One system: sensor and ASIC



A slide from Nicolo Cartiglia



Sensors and read-out are two parts of a single object Sensors and electronics succeed (or eventually fail) together

In "timing circuits" things can go wrong very rapidly (quote stolen from a chip designer) ==> This is not a simple evolution of what we know how to do.

11

Hybrid Pixel Detectors: general concept



Sensor pixel **Readout** chip (180 µm) Data Courtesy of Paul Scherrer Institut

Detail of bump bond connection. Bottom is the detector, on top the



L. Rossi, Pixel Detectors Hybridisation, Nucl. Instr. Meth. A 501, 239 (2003)

Hybrid LGAD detector

Bump bond between:

Front-end electronics(ASIC) & LGAD pixel/pad

A slide from Frank Hartmann

‡ Fermilab

CMS ETL precision timing challenges

Extract precision timing information from small LGAD signal size at high radiation dose



- Low Gain Avalanche Detectors (LGADs)
 - Basic unit:
 - 2x2 cm² LGAD bump-bonded to ETROC ASIC mounted on two sides of cooling plates
 - Two layers/disks per endcap (~2 hits per track)
 - 1.6 < |η| < 3.0, surface ~14 m²; ~9 M channels
 - Nominal fluence: 1.7x10¹⁵ n_{eq}/cm² (@ 3000 fb⁻¹)
- LGAD gain modest: 10-30
 - LGAD Landau contribution: ~ 30ps
 - Front-end contribution should be kept < 40ps
 - < 50ps per hit, or 35ps per track (with 2 hits)
 - Extract precision timing from

Small LGAD signal (typical 10-20 fC)

• With low power: < 4mW/channel on average

ETROC design challenges:

Low power and fast/precision timing, with low noise Precision clock distribution, Minimizing readout digital activities → low noise



Some system design considerations

- Single layer vs multi-layer design
 - Single layer or more?
- Occupancy vs pixelization
 - What's pixel size should be?
- Power & cooling capacity
 - Faster timing \rightarrow higher power
- Clock distribution

. . . .

- from system to lowest level
- Front-end design optimization strategy
 - How to optimize at design stage



The system design consideration study initially done around summer of 2018

🛟 Fermilab

Some system design considerations

- Single layer vs multi-layer design
 - Single layer or more?

The ETL design goal is to achieve timing resolution of ~35 ps per track (~60 ps @ end of life)

1) If single layer:

the LGAD contribution is already at 30-40ps level, leaving not much room for ASIC to contribute: would require almost ideal ASIC

2) If *double layer:* only 50ps per hit is required (50/sqrt (2) = ~35ps)

ASIC design spec is much relaxed this way





Some system design considerations

- Occupancy vs pixelization vs power vs footprint
 - What pixel size should be?

Would like to keep pixel level occupancy at few %, and also smaller pixel size \rightarrow smaller input capacitance for preamplifier

After much design considerations, the size of pixel chosen to be 1.3 mm x 1.3mm (~3.4 pF).





Some system design considerations

- Power & cooling capacity
 - Faster timing \rightarrow higher power

At system level, power & cooling capacity is limited, proper specification is crucial to the ASIC design, and require plenty of safety margin

This also means that the ASIC design has to be optimized for low power consumption:

The system design requires that the specification of ASIC power: < 1W/chip This means: ~2-3mW per pixel

Will come back to this point later





Some system design considerations

- Clock distribution
 - from system to lowest level

The jitter contribution from clock distribution has to be kept below 15ps at system level

This is new challenge to HEP detector system design.

For ETROC, the goal is to keep internal clock distribution jitter below 10ps

Will come back to this later



Other system design considerations:

Design for Testability:

How to test at chip level, at system level, during production QA/QC, during detector installation and commissioning?

Design for monitoring/calibration/operation

How to monitor and calibrate during detector operation? How to make it easier?

ETROC design are based on past three decades of operational experiences with actual detectors/ASICs: such as Babar/CDF/CMS...





Methodology to approach the front-end design

- A three pronged approach is taken to consider the ASIC and the sensor together from the start to *optimize the front-end design for LGAD behavior at end of operations* (low signal size etc)
 - 1. Use the *LGAD beam test data* as input, to study different timing algorithms
 - Leading Edge with Time Over Threshold (TOA/TOT)
 - Constant Fraction Discrimination (CFD)
 - 2. Use LGAD simulation as input, simulating different front-end design concepts
 - 3. Simulate and optimize the expected performance of the actual ASIC implementation *with post-layout simulation, using LGAD simulation as input*

The three-pronged design approach has been highly effective

Fermilab

Waveform analysis: LGAD Test beam data



‡ Fermilab

Ted Liu, Precision Timing ASIC

Use LGAD Test beam data: CFD vs LE/TOT



Ted Liu, Precision Timing ASIC

Use LGAD Test beam data: TOA/TOT bin

what is the coarsest quantization without affecting the final time resolution of the LE+TOT?



A quantization bin size of up to ~30ps for LE (TOA) and ~100ps for TOT are good enough





New ETROC TDC Design

For details: see TDC paper <u>https://ieeexplore.ieee.org/document/9446843</u>

- TDC requirements
 - TOA bin < ~30ps, TOT bin < ~100ps (achieved: ~18 ps TOA bin, ~36ps TOT bin)
 - Lower power highly desirable
 - ETROC TDC design goal: < 0.2mW per pixel (achieved 0.1mW)
- ETROC TDC design optimized for low power
 - A simple delay line without the need for DLL's to control individual delay cells, with a cyclic structure to reduce the number of delay cells, to measure TOA & TOT at the same time
- In-situ delay cell self-calibration technique
 - For each hit, will use two consecutive rising clock edges to record two time stamps, with a time difference of the known 320 MHz clock period: 3.125ns
 - Important to reach the required precision using a tapped delay line with uncontrolled delay cells (thus lower power)

This simple new TDC design choice was a bold move, many experts were very skeptical initially (developed in 2019, very first version works well and no modification needed)

11/19/2024

ETROC TDC Self-Calibration: Twice-Recording Method

Double Time Stamping: very simple and effective



Animation by Jin-yuan Wu (FNAL EE Engineer)





Ted Liu, Precision Timing ASIC 11/19/2024

р

p 27

Design considerations for precision timing detector

- System power and cooling constraint and how it influences ASIC design
- Design methodology to optimize front-end from system point of view
- Single layer detector vs multi-layer (ETL design: 1 layer \rightarrow 2 layer)
- TDC design choice: very low power required → new design
- Precision clock distribution considerations: from system to detector, to chip, to pixel and to each TDC delay unit (using H-tree approach)
- Design to enhance physics reach:
 - such as detection/trigger for long live particles, with wide TDC window
- Design for testability, monitoring and calibration considerations:
 - Internal charge injection, pattern generator within each pixel
 - Internal automatic threshold calibration (noise width) within each pixel
 - Internal waveform sampler (one per chip)
 - FPGA emulator
- • •

Proper System Design is the Key to the success of any challenging ASIC project

A good design is a compromise between system design and ASIC design

Our approach: "ASIC == A System design Including a Chip"



ETROC Development: divide & conquer

ETROC0: 1x1 pixel channel with preamp + discriminator (submitted Dec 2018)



16 x 16 clock H-Tree

A series of increasingly complex prototype chips: ETROC0 through ETROC3.

11/19/2024

Ted Liu, Precision Timing ASIC

‡Fermilab

ETROC development history (started in June 2018)

- June-Aug 2018: initial design study
- ETROC0 (front-end design: preamp and discriminator) started in Sept 2018 and submitted Dec 2018
 - First version works well, achieved ~30ps in beam test and passed 100MRad TID
 - Directly used in ETROC1 and ETROC2 without modifications
- ETROC conceptual design (CMS MTD TDR) submitted summer 2019
- ETROC1(4x4) submitted Aug 2019, with brand new low power TDC and 4x4 clock H-tree
 - First version works well without sensor, TDC has ~6ps resolution
 - LGAD-ETROC1 encountered 40MHz digital noise, still observed ~40ps time resolution in beam
 - Provided the most important guidance for ETROC2 design: to minimize the 40MHz digital noise
 - Front-end and new TDC are directly used in ETROC2 without modifications

■ ETROC2 (8x8 → 16x16) development started in 2020: skipped 8x8 stage, went to 16x16 full size/functionality

- March 2020: first ETROC waveform sampler submitted and works well
- May 2020: ETROC PLL chip submitted and works well (collaboration with IpGBT team)
- July 2020: ETROC I2C chip submitted and works well
- Sept 2020: ETROC rad-hard waveform sampler submitted and works well
- Feb 2022: first ETROC2 emulator ready for system development
- Sept 2022: ETROC2 (full size/functionality) design ready, submission in Oct. 2022
 - All critical analog building blocks have been tested in testing chips
 - The digital building blocks have been emulated in FPGA and tested with the downstream readout

🛟 Fermilab

- ETROC3: aim for submission in 2024 (intended as the final version)
 - Turns out ETROC2 works so well, plan to skip ETROC3

ETROC Early Prototyping Phase



11/19/2024

Ted Liu, Precision Timing ASIC

ETROC0 Beam Telescope (with 3 ETROC0 boards) without temp control



The same preamp + discriminator design is used in ETROC2, without modification



ETROC1: 4x4 pixel array under H-tree clock distribution



The 4x4 H-tree is designed in such a way to be able to scale up to 16x16 (for ETROC2)



11/19/2024

Ted Liu, Precision Timing ASIC





Ted Liu, Precision Timing ASIC

TDC operation



For beam test, use the TOA and TOT window to stay away from the 40MHz noise Ted Liu, Precision Timing ASIC

35

11/19/2024

ETROC1 Test Beam results



11/19/2024
ETROC2 pixel readout design: minimize the 40MHz noise



Main lesson learned from ETROC1 for ETROC2

- Main lesson learned from ETROC1
 - 40MHz clocking activity of circular buffer memory causes noise through coupling with sensor
 - Bare ETROC1 (without senor) does not have this issue
 - Standalone pixel (with sensor bump bonded) does not have this issue (no circular buffer memory)
 - With somewhat higher threshold (to avoid the noise), and proper TOA/TOT windows, good time resolution has been obtained from test beam data for the 4x4 array pixels (~40 ps).
 This agrees with expectation/simulation
- ETROC2 design to address the 40 MHz noise issue: minimize it at its source
 - Circular buffer memory clock (and address line) gated based on hit, only on for valid TDC hit
 - ETROC2 pixel readout power consumption is optimized to be x10 lower than that of ETROC1
 - The clocks are offset to avoid "marching in sync" (clock tree shielded)
 - Shielding layer at the top of ETROC2 (from sensor)
 - Separated 40MHz clock for readout (vs TDC clock) with adjustable phase\
 - •

Bottom line:

ETROC2 front-end and TDC are the same as in ETROC1 (excellent performance) ETROC2 have brand new readout design optimized to minimize the 40MHz noise ETROC2 16x16 clock H-tree is scaled up from ETROC1 4x4 H-tree (excellent performance)

11/19/2024

🛟 Fermilab



20.8 mm Charge Injection L1 trigger Discriminator PA TDC Bump Pad 30 bits Local Slow Control Ref Strobe DAC Clock RO Test Pattern Pixel Matrix Peripherv 1 Readout TDC Clock Gen Temp Control Sensor Fast Command PLL E-fuse Decoder ____Global Digital I2C $\frac{R}{R}$ * * * SCL V ADDR SCL V V VADDR ↓ ↓ Data X : Fast Command Ċloci **Fermilab**





Fermilab

- All readout control signals are coordinated within the global readout, which is TMR protected.
- TDC data is read out through a switching network to the global readout; No TMR needed in the pixel readout.
- TDC data is protected by error correction using Hamming code from CB to the frame builder.

ETROC2 emulator testing with the Readout Board prototype → to verify ETROC design with system before submission of ETROC2 design



The emulator has been successfully tested with the Readout board



ETROC2 emulator was used at FNAL/BU/CERN/RICE



System level testing setup at BU



ETROC2 design with H-tree clock distribution



All critical analog building blocks have been silicon proven, mostly tested for irradiation except TDC (design followed, rad-hard practice from IpGBT), and the digital building blocks have been emulated in FPGA and tested with the downstream readout board with backend before submission

11/19/2024



11/19/2024





11/19/2024

ETROC2 pixel and global readout blocks



Some of ETROC2 key features: from user point of view

- Each pixel has a low power high performance TDC, automatically self-calibrated for every hit recorded
 - Important for precision timing performance and uniformity across 16x16 array
 - Has large TOA window (effectively up to 11.4ns), can detect long lived or late arriving particles
 Paper: https://ieeexplore.ieee.org/document/9446843
- Each pixel has auto-threshold scan capability to quickly determine preAmp baseline and noise width
 - User-friendly, save a lot time for manual calibration during detector operation
 - Paper: https://iopscience.iop.org/article/10.1088/1748-0221/16/09/T09006
- Flexible readout design
 - user-defined window for TOA, TOT and CAL to filter/suppress hits before readout for each pixel
 - user adjustable TOA measurement window (up to 12.5ns, 11.4ns effective)
 - each pixel can be enabled or disabled for DAQ readout
 - Two outputs for readout, each user configurable for 320/640/1280Mbps bandwidth
- L1 Trigger path (for monitoring, luminosity measurements or L1 trigger)
 - a coarse map (user defined) hits continuously sent out every BC (on the same fiber as DAQ readout)
 - user-defined window for TOA, TOT and CAL for triggered hit, can trigger on long lived or delayed particles
- On-chip 2.56 GSPS Waveform Sampler
 - record waveform for one pixel up to 16 BC (400 ns), start/stop controlled via fast command, readout via I2C
 - power-down when not used, intend for monitoring purpose during detector operation
 - ETL has ~ 30k ETROC chips: this means 30k oscilloscope channels available
 - Paper: IEEE Transactions on Very Large Scale Integration Systems (TVLSI), Volume: 30, Issue: 2, Feb. 2022) Page(s): 123 133
- Charge injection and self-test pattern generator, on-chip PLL (lpGBT), temp sensor, efuse etc



ETROC2 chip and test board





ETROC2 Testing Road Map



ETROC2.00/2.01 have been extensively tested, ETROC2.03 is being tested as if it is the final version



ETROC2.00 and 2.01 have been extensively tested over the past year ETROC2.03 testing on going, so far so good (all fixes confirmed successful)

To be done:

testing in cold, with irradiated sensors Improve SEU test setup for one more round of testing Improve bump bonding yield

Only a few highlights of the test results in this talk





50 11/19/2024 Ted Liu, Precision Timing ASIC

Bump bonded ETROC2 performance with charge injection



ETROC2 has in-pixel automatic threshold scan capability (through I2C command), to determine the baseline and noise width for each pixel (very fast, to map out 16x16 array), see paper below:

https://iopscience.iop.org/article/10.1088/1748-0221/16/09/T09006



 The bump bonded ETROC2 noise is so low that it is NOT easy to tell if a pixel is bump bonded with sensor

 11/19/2024
 Ted Liu, Precision Timing ASIC

52

Beam spot (hits occupancy map) on ETROC2 bump bonded with sensor

All pixels are connected (100% bump bonding)

Left: done at Barcelona Right: fully processed by EPIR (sensor/ASIC)

Just some examples used in beam tests

some chips with pixels not fully connected

(some poorly connected, not shown here)

Bump bonding yield to be improved



53

ETROC2 Telescope at DESY Jun 2024

ETROC2 suitcase telescope

‡Fermilab



ETROC2 beam test at DESY (June) and CERN (Aug and Sep 2024)



^{55 11/19/2024} Ted Liu, Precision Timing ASIC

To be done: test in cold, and w/ irradiated sensors

210V HV point for HPK Split-3 + ETROC2.00





ETROC2 Waveform Sampler

Paper: IEEE Transactions on Very Large Scale Integration Systems (TVLSI), Volume: 30, Issue: 2, Feb. 2022) Page(s): 123 – 133



 4 years after the recording of ETROC0 preamp waveforms using high speed Oscilloscope, we can now use ETROC2 on-chip waveform sampler to do the same with ETROC2 self-triggering capability

ETROCO Preamp output waveform by Oscilloscope (40GS/s) in Jan, 2020 (beam test at Fermilab)

‡ Fermilab

57

How does one travel with precision timing telescopes?





58 11/19/2024 Ted Liu, Precision Timing ASIC



Charge vs DAC scan after 200 Mrad. (ETROC spec is 100MRad)

Tested few chips with voltage from 1.0V to 1.4V (analog and digital) and still work

11/19/2024

Ted Liu, Precision Timing ASIC

‡ Fermilab

Overview of SEU protection of ETROC2						
٢	Global readout: heavily TMR protected because it is critical for detector operation					
Readout operation	In addition, CRC code is used for each data frame/package.					
	Pixel readout: No need for TMR					
	The readout architecture ensures that all readout is globally coordinated/controlled. Non-TMR structure saves digital power, footprint, and easy for place and route					
	Instead, Hamming code is used for each TDC data to detect and correct errors.					
Configuration registers	All configuration bits are heavily TMR protected (global and pixel)					
	 Critical global register bits could affect entire chip during detector operation. Critical pixel register would only affect one pixel in operation 					
	 Bit-flip should be kept at a minimum level. SEU test should pay special attention to global registers. 					
Status	Registers are TMR protected but can be disabled by user					
registers	 Most registers are unused during detector operation, except PLL capacitor array configuration and pixelID. 					
	This feature can be used to monitor beam spot during beam testing(16x16 pixels)					
60 11/19/2024	Ted Liu, Precision Timing ASIC everything should be TMRed has been TMRed, and carefully checked/verified at block level.					

The proton beam **SEU** campaign

ET2 Bare 12

Beam:

- Northwestern Medicine Proton Center in Chicago, May 11th, 2024
- Proton beam @ 217 MeV
- Beam size 2x2 cm² Measured about 3x3 cm²
- Setup:
 - 4 "Bare" ETROC chip boards were configurated in Qinj mode. Fixed time delayed L1A commands were sending to ETROC chips during irradiation.
 - ETROC chip was reconfigured before all runs. The I2C configuration/status change were checked for each run



4 "Bare" ETROC chips were irradiated up to $6.82 \times 10^{13} \text{ p/cm}^2$ over 17 runs

The setup is rather involved with many long cables ... To be improved...





Heavy Ion SEU test at UC Louvain

Bits flipping pattern similar with proton beam Next time: run additional HI with AI, Cr and Rh, with improved setup

lon	LET [MeV/mg/cm²]	Fluence [p/cm²]	Time [s]	Important Peripheral Config Bit Flips	Important Pixel Config Bit Flips
Ar	9.9	1.20E+08	8640	0	0
Kr	32.4	4.00E+07	2880	0	1
Xe	62.5	6.50E+07	4935	0	22







11/19/2024



- Off peak hits: Qinj events are expected to produce fixed CAL, TOA and TOT codes. Hits that fall beyond four standard deviations of the expected values are categorized as off-peak.
- Hamming code error: Two bits of EA are checked for each TDC data: 00 indicates no error, 01 indicates a 1-bit error (corrected in frame builder), and 10 indicates a 2-bit error (uncorrected).

Fermilab

- **CRC errors**: Data frames failing the 8-bit CRC check are flagged as CRC errors.
- Link lost error: Indicates that the FPGA cannot reconstruct data frames.

Summary of ETROC2 SEE testing

- No link loss errors were observed in the proton and heavy ion beam test
- No bit-flips in the global configuration registers were observed in proton and heavy ion beam test
- Proton beam tests demonstrated:
 - A low cross-section for the pixel configuration register errors, at the ~10⁻⁵ level over a 24-hour run
 - low Hamming code and off-peak error (~10⁻⁶ level)
- Future tests will feature improvements in setup to further verify readout stability in detector operations.

For details, see backup slides



Towards the future

- How to scale the pixel size from current 1.3mm x 1.3mm down to, say, 250um x 250um?
- A lot of new challenges...
 - Much smaller pixel size means much less room for ASIC circuits
 - Much higher power density thus much higher power consumption
 - Much more digital activities ...
 - Much more IR drop ...
 - Much more demand for clock distributions to deliver clocks to so many more nodes/pixels

- ...

One fresh on-going R&D example next





Towards the future: What can 3DIC VERTICAL INTEGRATION help? \rightarrow repartition the design blocks into multi-tiers \rightarrow VTROC



Interconnections made by TSVs and Direct Bond Interconnect (DBI).

Ted Liu, Precision Timing ASIC

11/19/2024

‡ Fermilab

From CMS ETROC to future R&D (VTROC1)

CMS ETL ETROC: from Concept (2019) to full chip design ETROC2 submission (Oct 2022)



Outlook: Precision Position & Timing detector & Future Hadron Colliders

- Generally speaking, the ultimate physics reach of any higher energy hadron collider (given a center-of-mass energy) will be governed by its luminosity.
- Given the huge cost associated with any future higher energy hadron collider, *it is crucial to push for higher luminosity* (similar to HL-LHC). This is to maximize the new physics reach of the huge investment already made, before a new higher energy collider can be built.
- Because precision position & timing information is the most effective means for triggering and high pile-up mitigation, high precision position and timing tracking detector will be mandatory for any future hadron colliders
- 3DIC technology allows an open flexible architecture for future precision position and timing detector development (within and beyond HEP)

The existing new precision timing detector projects (such as CMS MTD, ATLAS HGTD): not only will they be important for the success of physics program in the HL-LHC era, they also lay some of the technological foundations for the future of the field...



🛟 Fermilab

Many people involved in the ETROC2 tests (with strong support from CERN and DESY!)







ETROC Clock Distribution (H-Tree based)



11/19/2024
Clock Tree Layout Cross Section

Clock trace in M5 shielded by M7 and M3 (scaled diagram)



٠

Shielded M7 and M3 connected to ground (not scaled diagram)



Ted Liu, Precision Timing ASIC

For clock H tree shielded layers, it was not connected to the

Wafer probe testing for ETROC2 wafers



Two new ETROC2.01 wafers from TSMC Arrived CERN in Aug 2023

probe testing shows only 4 bad dies (out of 116 dies) per wafer in each case

Now much higher yield achieved.

Production QC procedure developed and established for wafer probe testing.







ETROC2.03: three minor modifications at metal layers with wafers on hold at TSMC

Three minor modifications at metal layers implemented in ETROC2.02 in late 2023 (submitted but not fabricated) In early 2024, added dummy pads for each pixel, submitted as ETROC2.03 for two wafers on hold at TSMC



ETROC2.03 eFuse register definition

The codeword is stored in eFuse 32-bit register

The 32 bits of the word is divided into ChipID(16 bits), reserved bit(1 bit) and error correction bits (15 bits)

We can further define for production:	batch#,	wafer #,	and chip location on each wafer	
 For example: 	3 bits	6 bits,	7 bits	
 Would mark: 	8 batch.	2x25=50 wafers	s ~120 chips per wafer	

Efuse ChipID can help us to keep track each ETROC chips for production:

From cradle to grave More importantly, helps us to keep track of which sensor is bump bonded with which ETROC From bonding to grave





ETROC2.00/2.01 have been extensively tested, ETROC2.03 is being tested as if it is the final version





ETROC2 Testing Summary...

- ETROC2.00 and 2.01 have been extensively tested over the past year, performance meets/exceeds specifications
- ETROC2.03 testing on going, so far so good (all three minor fixes confirmed successful)

To be done: testing with irradiated sensors in beam; Improving SEU test setup for one more round of testing, improving bump bond yield.



ETROC power consumption estimate vs measurements

				/	ETROC0/E	TROC1 testing results
	ETROC0/1 de	esign simu <mark>l</mark> a	tion results	; /		
	Circuit component	Power per ch	annel [mW]	Power per .	ASIC [mW]	
	Preamplifier (low-setting)	0.67	0.76 0.74	171.5	189.4 (pre	amp low power)
Table	Preamplifier (high-setting)	1.25	1.31 1.27	320	325.1 (389,	the highest power)
from TDR	Discriminator	0.71	0.87 0.84	181.8	215.0 `	. . ,
	TDC	0.2	0.07 0.1	51.2	25.6	
	SRAM (\rightarrow memory)	0.35	0.25 (sim)	89.6	64.0	
	Supporting circuitry	0.2	0.2	51.2	51.2	
	Global circuitry		(reserve)	200>	234.5	

 Measurements agree with simulation of ETROC0 and 1 design
 But should assume up to 20% variation with real production Sum: ~780/915/980 mW (low/high/highest power)

Use 980mW & add 20% for worst case.

• Note: preamp highest setting (4th gear) power is 1.52mW (measured), the high-setting above is the 3rd gear.

ETROC2 measurements	ETROC2 measurements on three bump bonded chips (room temperature):				
Typical chip low power: Corner FFF low power:	346/138 mA analog/digital 402/247 mA	<mark>→ 581 mW</mark> → 779 mW	\longleftrightarrow	780mW (preamp low power)	
Typical chip high power: Corner FFF high power:	477/138 mA analog/digital 525/247 mA	→ 738 mW→ 926 mW	←>	980mW (preamp high power)	
The ETROC2 power consumption Much of the power saving was du	meets ETL requirements te to extensive optimization	(the original e of the digital	estimate was con l activities (to m	nservative enough) inimize noise) Fermilab	

11/19/2024

Lower temperature -> lower power

Number of ETROC2 chips tested so far

TID tests

Board	Generation	TID	Date	Comment
02D5 #11	ET2.00, Typical	200 MRad	2023 Aug	
02D5 #12	ET2.00, Typical	200 MRad	2023 Aug	
02D5 #13	ET2.00, Typical	200 MRad	2023 Aug	
01E2 #48	ET2.00, Typical	200 MRad	2023 Sep	
01E2 #52	ET2.00, Typical	200 MRad	2023 Sep	
ET2 W36-6		400 MRad	2024 Jan	Wire-bonded
ET2.03 Bare 7	ET2.03, Typical	200 MRad	2024 Aug	
ET2.03 Bare 9	ET2.03, Typical	400 MRad	2024 Aug	

SEU tests

Board	Location	Fluence (p/cm2)	Date	Comment	
ET2.01 Bare 1	Northwestern hosptial	4.75E+13	2024 Jan		8 0
ET2.01 Bare 4	Northwestern hosptial	4.75E+13	2024 Jan		
		Xe: 1.1804E+8			
ET2.01 Bare 5	UC Louvain	Ar: 2.7E+7	2024 Apr		16
		Kr: 2.7E+7			
ET2.01 Bare 11	Northwestern hosptial	6.19E+13	2024 May		+ 8 ETROC2 03
ET2.01 Bare 12	Northwestern hosptial	6.19E+13	2024 May		in proton beam for SEU
ET2.01 Bare 14	Northwestern hosptial	6.19E+13	2024 May		on Sept 28, 2024
ET2.01 Bare 15	Northwestern hosptial	6.19E+13	2024 May		on copt 20, 202 n
		Xe: 6.5E+7	2024 Jun		
ET2.01 Bare 7	UC Louvain	Ar: 1.2E+8	2024 Jun		
		Kr: 4.0E+7	2024 Jun		

In total,

8 ETROC2 wafers have been probe tested (~116 dies/wafer)

163 chips have been tested on ETROC test boards;

8 chips tested for TID (200-400MRad)

16 chips tested for SEU

‡ Fermilab

HV Scan for HPK Split-3 + ETROC2.00: w/o temp control



82 11/19/2024 Ted Liu, Precision Timing ASIC