Precision timing ASIC

A recent real-life example: *The development of ETROC for CMS Endcap Timing Layer (ETL) using LGAD sensors*

Outline of this lecture

- **A brief history of time**
	- Motivations of precision timing detector for HL-LHC and beyond
- How to approach precision timing ASIC design specifications: system considerations
- The development of ETROC: from initial prototypes to final ASIC
	- some unique challenges encountered and solutions
- What's involved in testing precision timing ASIC
	- some highlights of testing results/methods
- Future prospect with one R&D example

In this lecture, will use LGAD-based precision timing detector ASIC development as example: CMS Endcap Timing Layer (ETROC)

춘 Fermilab

11/19/2024 Ted Liu, Precision Timing ASIC 2

An old story from my graduate school days (CLEO experiment at Cornell Wilson Lab)

Long ago, a young theoretical physicist had real trouble finding a girlfriend for a *long* time. Very frustrated, he complained to Hans Bethe at Cornell, Hans's advice (with his strong German accent):

Young man, if the cross section is so low, increase the luminosity !

Rate = σ ℓ σ - cross-section probability that an interaction will occur

Good advice for HEP over the past four decades and beyond…

Hans Bethe: Nobel Prize in 1967 for his work on theory of stellar nucleosynthesis "supreme problem - solver of the 20th century" -- Freeman Dyson (Princeton)

3

춘 Fermilab

Slide / 3

At that time, the workshop proceedings didn't mention precision position silicon tracker Particle Identification Dave Nygren Rem Van Tyen that later became critical to top quark discovery and Higgs discovery …

Today, we are developing precision timing silicon detector (LGAD based) for HL-LHC upgrade

11/19/2024 p 4 11/19/2024 Ted Liu, Precision Timing ASIC

Fermilab Tevatron Physics BEFORE 1990 (before sensor + ASIC):

p 6 11/19/2024 Ted Liu, Precision Timing ASIC

Higher luminosity means higher pile-up events

Silicon tracker with precision position information alone will not be enough to separate the pile-up events, precision timing detector can help: *CMS Endcap Timing Layer (ETL) is designed for this purpose*

CMS new MTD (MIP Timing Detector)

Ultra-Fast Silicon Detectors (LGAD)

A slide from Nicolo Cartiglia

- In UFSD, a moderately p-doped implant creates a volume of high field, where charge multiplication happens.
- The low gain allows segmenting and keeping the shot noise below the electronic noise since the leakage current is low.

One system: sensor and ASIC

11

 E Fermilab

A slide from Nicolo Cartiglia

Sensors and read-out are two parts of a single object Sensors and electronics succeed (or eventually fail) together

In "timing circuits" things can go wrong very rapidly (quote stolen from a chip designer) ==> This is not a simple evolution of what we know how to do.

Ted Liu, Precision Timing ASIC

Ted Liu, Precision Timing ASIC

Hybrid Pixel Detectors: general concept

Detail of bump bond connection. Bottom is the detector, on top the readout chip:

L. Rossi, *Pixel Detectors Hybridisation*, Nucl. Instr. Meth. A **501**, 239 (2003)

Hybrid LGAD detector

Bump bond between:

Front-end electronics(ASIC) & LGAD pixel/pad

춘 Fermilab

A slide from Frank Hartmann

CMS ETL precision timing *challenges*

Extract precision timing information from small LGAD signal size at high radiation dose

- § Low Gain Avalanche Detectors (LGADs)
	- § Basic unit:
		- § 2x2 cm2 LGAD bump-bonded to ETROC ASIC mounted on two sides of cooling plates
	- § Two layers/disks per endcap (~2 hits per track)
	- $|1.6| < |\eta| < 3.0$ surface \sim 14 m²; \sim 9 M channels
	- Nominal fluence: $1.7x10^{15} n_{eq}/cm^2$ (@ 3000 fb⁻¹)
- § LGAD gain modest: 10-30
	- LGAD Landau contribution: \sim 30ps
	- Front-end contribution should be kept < 40ps
	- § < 50ps per hit, or 35ps per track (with 2 hits)
- § *Extract precision timing from*

Small LGAD signal (typical 10-20 fC)

§ *With low power: < 4mW/channel on average*

ETROC design challenges:

Low power and fast/precision timing, with low noise Precision clock distribution, Minimizing readout digital activities → low noise

Some system design considerations

- Single layer vs multi-layer design
	- Single layer or more?
- Occupancy vs pixelization
	- What's pixel size should be?
- Power & cooling capacity
	- Faster timing \rightarrow higher power
- Clock distribution
	- from system to lowest level
- Front-end design optimization strategy
	- How to optimize at design stage

 \models **Fermilab** *The system design consideration study initially done around summer of 2018*

….

Some system design considerations

- Single layer vs multi-layer design
	- Single layer or more?

The ETL design goal is to achieve timing resolution of \sim 35 ps per track (\sim 60 ps @ end of life)

1) If single layer:

the LGAD contribution is already at 30-40ps level, leaving not much room for ASIC to contribute: would require almost ideal ASIC

2) If *double layer:* only 50ps per hit is required $(50/sqrt(2) = -35ps)$

ASIC design spec is much relaxed this way

Some system design considerations

- Occupancy vs pixelization vs power vs footprint
	- What pixel size should be?

Would like to keep pixel level occupancy at few %, and also smaller pixel size \rightarrow smaller input capacitance for preamplifier

After much design considerations, the size of pixel chosen to be 1.3 mm \times 1.3mm (\sim 3.4 pF).

Some system design considerations

- Power & cooling capacity
	- Faster timing \rightarrow higher power

At system level, power & cooling capacity is limited, proper specification is crucial to the ASIC design, and require plenty of safety margin

This also means that the ASIC design has to be optimized for low power consumption:

The system design requires that the specification of ASIC power: < 1W/chip This means: ~2-3mW per pixel

Will come back to this point later

Some system design considerations

- Clock distribution
	- from system to lowest level

The jitter contribution from clock distribution has to be kept below 15ps at system level

This is new challenge to HEP detector system design.

For ETROC, the goal is to keep internal clock distribution jitter below 10ps

Will come back to this later

Other system design considerations:

Design for Testability:

How to test at chip level, at system level, during production QA/QC, during detector installation and commissioning?

Design for monitoring/calibration/operation

How to monitor and calibrate during detector operation? How to make it easier?

ETROC design are based on past three decades of operational experiences with actual detectors/ASICs: such as Babar/CDF/CMS…

Methodology to approach the front-end design

- A three pronged approach is taken to consider the ASIC and the sensor together from the start to *optimize the front-end design for LGAD behavior at end of operations* (low signal size etc)
	- 1. Use the *LGAD beam test data* as input , to study different timing algorithms
		- § *Leading Edge with Time Over Threshold (TOA/TOT)*
		- Constant Fraction Discrimination (CFD)
	- 2. Use *LGAD simulation as input*, *simulating different front-end design concepts*
	- 3. Simulate and optimize the expected performance of the actual ASIC implementation *with post-layout simulation, using LGAD simulation as input*

The three-pronged design approach has been highly effective

춘 Fermilab

Waveform analysis: LGAD Test beam data

Use LGAD Test beam data: CFD vs LE/TOT

CONSTANT FRACTION VS. LEADING EDGE

Use LGAD Test beam data: TOA/TOT bin

what is the coarsest quantization without affecting the final time resolution of the LE+TOT?

A quantization bin size of up to ~30ps for LE (TOA) and ~100ps for TOT are good enough

New ETROC TDC Design

For details: see TDC paper [https://ieeexplore.ieee.org/document/944684](https://ieeexplore.ieee.org/document/9446843)3

- TDC requirements
	- § TOA bin < ~30ps, TOT bin < ~100ps *(achieved: ~18 ps TOA bin, ~36ps TOT bin)*
	- **Example 2** Lower power highly desirable
		- § *ETROC TDC design goal: < 0.2mW per pixel (achieved 0.1mW)*
- ETROC TDC design optimized for low power
	- § A simple delay line without the need for DLL's to control individual delay cells, with a cyclic structure to reduce the number of delay cells, to measure TOA & TOT at the same time
- § *In-situ delay cell self-calibration technique*
	- For each hit, will use two consecutive rising clock edges to record two time stamps, with a time difference of the known 320 MHz clock period: 3.125ns
	- Important to reach the required precision using a tapped delay line with uncontrolled delay cells (thus lower power)

This simple new TDC design choice was a bold move, many experts were very skeptical initially (developed in 2019, very first version works well and no modification needed) **춘 Fermilab**

ETROC TDC Self-Calibration: Twice-Recording Method

Double Time Stamping: very simple and effective

Animation by Jin-yuan Wu (FNAL EE Engineer)

Design considerations for precision timing detector

- § System power and cooling constraint and how it influences ASIC design
- Design methodology to optimize front-end from system point of view
- Single layer detector vs multi-layer (ETL design: 1 layer \rightarrow 2 layer)
- TDC design choice: very low power required \rightarrow new design
- Precision clock distribution considerations: from system to detector, to chip, to pixel and to each TDC delay unit (using H-tree approach)
- Design to enhance physics reach:
	- such as detection/trigger for long live particles, with wide TDC window
- Design for testability, monitoring and calibration considerations:
	- Internal charge injection, pattern generator within each pixel
	- Internal automatic threshold calibration (noise width) within each pixel
	- Internal waveform sampler (one per chip)
	- § FPGA emulator
- § *…*

Proper System Design is the Key to the success of any challenging ASIC project

춮 Fermilab

A good design is a compromise between system design and ASIC design

Our approach: "ASIC == A System design Including a Chip"

ETROC Development: *divide & conquer*

ETROC0: 1x1 pixel channel with preamp + discriminator (submitted Dec 2018)

16 x 16 clock H-Tree

A series of increasingly complex prototype chips: ETROC0 through ETROC3.

Ted Liu, Precision Timing ASIC 29

춘 Fermilab

ETROC development history (started in June 2018)

- § June-Aug 2018: initial design study
	- § ETROC0 (front-end design: preamp and discriminator) started in Sept 2018 and submitted Dec 2018
		- First version works well, achieved ~30ps in beam test and passed 100MRad TID
			- Directly used in ETROC1 and ETROC2 without modifications
- ETROC conceptual design (CMS MTD TDR) submitted summer 2019
- ETROC1(4x4) submitted Aug 2019, with brand new low power TDC and 4x4 clock H-tree
	- First version works well without sensor, TDC has ~6ps resolution
	- LGAD-ETROC1 encountered 40MHz digital noise, still observed ~40ps time resolution in beam
		- § *Provided the most important guidance for ETROC2 design: to minimize the 40MHz digital noise*
	- Front-end and new TDC are directly used in ETROC2 without modifications

■ ETROC2 (8x8 → 16x16) development started in 2020: *skipped 8x8 stage, went to 16x16 full size/functionality*

- March 2020: first ETROC waveform sampler submitted and works well
- May 2020: ETROC PLL chip submitted and works well (collaboration with lpGBT team)
- § July 2020: ETROC I2C chip submitted and works well
- Sept 2020: ETROC rad-hard waveform sampler submitted and works well
- Feb 2022: first ETROC2 emulator ready for system development
- § Sept 2022: *ETROC2 (full size/functionality) design ready, submission in Oct. 2022*
	- § *All critical analog building blocks have been tested in testing chips*
	- § *The digital building blocks have been emulated in FPGA and tested with the downstream readout*

춘 Fermilab

- ETROC3: aim for submission in 2024 (intended as the final version)
	- § Turns out ETROC2 works so well, plan to skip ETROC3

ETROC Early Prototyping Phase

11/19/2024 Ted Liu, Precision Timing ASIC

ETROC0 Beam Telescope (with 3 ETROC0 boards) without temp control

preamp + discriminator design is used in ETROC2, without modification

ETROC1: 4x4 pixel array under H-tree clock distribution

Ted Liu, Precision Timing ASIC 34

TDC operation

For beam test, use the TOA and TOT window to stay away from the 40MHz noise

ETROC1 Test Beam results

11/19/2024
ETROC2 pixel readout design: minimize the 40MHz noise

Main lesson learned from ETROC1 for ETROC2

- Main lesson learned from ETROC1
	- § *40MHz clocking activity of circular buffer memory causes noise* through coupling with sensor
		- Bare ETROC1 (without senor) does not have this issue
		- Standalone pixel (with sensor bump bonded) does not have this issue (no circular buffer memory)
• With somewhat higher threshold (to avoid the noise), and proper TOA/TOT windows,
		- good time resolution has been obtained from test beam data for the $4x4$ array pixels (-40 ps).
			- *This agrees with expectation/simulation*
- § ETROC2 design to address the 40 MHz noise issue: *minimize it at its source*
	- Circular buffer memory clock (and address line) gated based on hit, only on for valid TDC hit
• ETROC2 pixel readout power consumption is optimized to be x10 lower than that of ETROC1
• The clocks are offset to avoid "ma
	-
	-
	-
	- *Separated 40MHz clock for readout* (vs TDC clock) with adjustable phase\ _■ …
	-

Bottom line:

ETROC2 front-end and TDC are the same as in ETROC1 (excellent performance) ETROC2 have brand new readout design optimized to minimize the 40MHz noise ETROC2 16x16 clock H-tree is scaled up from ETROC1 4x4 H-tree (excellent performance)

춘 Fermilab

- All readout control signals are coordinated within the global readout, which is TMR protected.
- TDC data is read out through a switching network to the global readout; No TMR needed in the pixel readout.
- TDC data is protected by error correction using Hamming code from CB to the frame builder.

ETROC2 emulator testing with the Readout Board prototype \rightarrow to verify ETROC design with system before submission of ETROC2 design

The emulator has been successfully tested with the Readout board

ETROC2 emulator was used at FNAL/BU/CERN/RICE

System level testing setup at BU

ETROC2 design with H-tree clock distribution

All critical analog building blocks have been silicon proven, mostly tested for irradiation except TDC (design followed rad-hard practice from lpGBT), and the digital building blocks have been emulated in FPGA and tested with the downstream readout board with backend before submission

11/19/2024

Ted Liu, Precision Timing ASIC 42

11/19/2024

Ted Liu, Precision Timing ASIC 43 43

11/19/2024

Ted Liu, Precision Timing ASIC

ETROC2 pixel and global readout blocks

Some of ETROC2 key features: from user point of view

- Each pixel has a low power high performance TDC, automatically *self-calibrated* for every hit recorded Important for precision timing performance and uniformity across 16x16 array
	-
	- Important for precision timing performance and uniformity across 16x16 array
■ Has large TOA window (effectively up to 11.4ns), can detect long lived or late arriving particles
	- § [Paper: https://ieeexplore.ieee.org/document/944684](https://ieeexplore.ieee.org/document/9446843)3
- *Each pixel has auto-threshold scan capability to quickly determine preAmp baseline and noise width*
	- User-friendly, save a lot time for manual calibration during detector operation
■ [Paper: https://iopscience.iop.org/article/10.1088/1748-0221/16/09/T0900](https://iopscience.iop.org/article/10.1088/1748-0221/16/09/T09006)6
	-
-
- *Flexible readout design*
■ user-defined window for TOA, TOT and CAL to filter/suppress hits before readout for each pixel
■ user adjustable TOA measurement window (up to 12.5ns, 11.4ns effective)
	-
	-
	- each pixel can be enabled or disabled for DAQ readout
■ Two outputs for readout, each user configurable for 320/640/1280Mbps bandwidth
-
- *L1 Trigger path (for monitoring, luminosity measurements or L1 trigger)*
■ a coarse map (user defined) hits continuously sent out every BC (on the same fiber as DAQ readout)
	- § user-defined window for TOA, TOT and CAL for triggered hit, *can trigger on long lived or delayed particles*
- § *On-chip 2.56 GSPS Waveform Sampler*
	- record waveform for one pixel up to 16 BC (400 ns), start/stop controlled via fast command, readout via I2C
■ power-down when not used, intend for monitoring purpose during detector operation
■ ETL has ~ 30k ETROC chips
	-
	-
	- § Paper: IEEE Transactions on Very Large Scale Integration Systems (TVLSI), Volume: 30, Issue: 2, Feb. 2022) Page(s): 123 133
- § **Charge injection and self-test pattern generator, on-chip PLL (lpGBT), temp sensor, efuse etc**

ETROC2 chip and test board

ETROC2 Testing Road Map

ETROC2.00/2.01 have been extensively tested, ETROC2.03 is being tested as if it is the final version

ETROC2 Test Schedule

ETROC2.00 and 2.01 have been extensively tested over the past year ETROC2.03 testing on going, so far so good (all fixes confirmed successful)

To be done:

testing in cold, with irradiated sensors Improve SEU test setup for one more round of testing Improve bump bonding yield *Only a few highlights of the*

test results in this talk

50 11/19/2024 Ted Liu, Precision Timing ASIC **춘 Fermilab**

Bump bonded ETROC2 performance with charge injection

11/19/2024 Ted Liu, Precision Timing ASIC

ETROC2 has in-pixel automatic threshold scan capability (through I2C command), to determine the baseline and noise width for each pixel (very fast, to map out 16x16 array), see paper below:

[https://iopscience.iop.org/article/10.1088/1748-0221/16/09/T0900](https://iopscience.iop.org/article/10.1088/1748-0221/16/09/T09006)6

11/19/2024 ⁵² Ted Liu, Precision Timing ASIC The bump bonded ETROC2 noise is so low that it is NOT easy to tell if a pixel is bump bonded with sensor **FETTINIAD** Beam spot (hits occupancy map) on ETROC2 bump bonded with sensor

All pixels are connected (100% bump bonding)

Left: done at Barcelona Right: fully processed by EPIR (sensor/ASIC)

Just some examples used in beam tests

some chips with pixels not fully connected

(some poorly connected, not shown here)

Bump bonding yield to be improved

53

ETROC2 Telescope at DESY Jun 2024

ETROC2 suitcase telescope

 E Fermilab

ETROC2 beam test at DESY (June) and CERN (Aug and Sep 2024)

⁵⁵ 11/19/2024 Ted Liu, Precision Timing ASIC

To be done: test in cold, and w/ irradiated sensors

210V HV point for HPK Split-3 + ETROC2.00

ETROC2 Waveform Sampler

Jongho Lee (UIC) 57

WS Paper: IEEE Transactions on Very Large Scale Integration Systems (TVLSI), Volume: 30, Issue: 2, Feb. 2022) Page(s): 123 – 133

4 years after the recording of ETROC0 preamp waveforms using high speed Oscilloscope, we can now use ETROC2 on-chip waveform sampler to do the same with ETROC2 self-triggering capability

ETROC0 Preamp output waveform by Oscilloscope (40GS/s) in Jan, 2020 (beam test at Fermilab)

춘 Fermilab

How does one travel with precision timing telescopes?

58 11/19/2024 Ted Liu, Precision Timing ASIC

Charge vs DAC scan after 200 Mrad. (ETROC spec is 100MRad)

Tested few chips with voltage from 1.0V to 1.4V (analog and digital) and still work

11/19/2024

Ted Liu, Precision Timing ASIC 59

춘 Fermilab

The proton beam SEU campaign

ET2 Bare 12

■ Beam:

- Northwestern Medicine Proton Center in Chicago, May 11th, 2024
- Proton beam @ 217 MeV
- Beam size 2x2 cm² Measured about 3x3 cm²
- Setup:
	- § 4 "Bare" ETROC chip boards were configurated in Qinj mode. Fixed time delayed L1A commands were sending to ETROC chips during irradiation.
	- **ETROC** chip was reconfigured before all runs. The I2C configuration/status change were checked for each run

4 "Bare" ETROC chips were irradiated up to 6.82×10^{13} p/cm² over 17 runs

The setup is rather involved with many long cables ...

Qinj/L1A @ 750 KHz

Heavy Ion SEU test at UC Louvain

Bits flipping pattern similar with proton beam Next time: run additional HI with Al, Cr and Rh, with improved setup

11/19/2024 Ted Liu, Precision Timing ASIC 62

- **Off peak hits**: Qinj events are expected to produce fixed CAL, TOA and TOT codes. Hits that fall beyond four standard deviations of the expected values are categorized as off-peak.
- **Hamming code error**: Two bits of EA are checked for each TDC data: 00 indicates no error, 01 indicates a 1-bit error (corrected in frame builder), and 10 indicates a 2-bit error (uncorrected).

춘 Fermilab

- **CRC errors**: Data frames failing the 8-bit CRC check are flagged as CRC errors.
- **Link lost error**: Indicates that the FPGA cannot reconstruct data frames.

Summary of ETROC2 SEE testing

- No link loss errors were observed in the proton and heavy ion beam test
- No bit-flips in the global configuration registers were observed in proton and heavy ion beam test
- Proton beam tests demonstrated:
	- A low cross-section for the pixel configuration register errors, at the ~10⁻⁵ level over a 24hour run
	- low Hamming code and off-peak error (~10⁻⁶ level)
- Future tests will feature improvements in setup to further verify readout stability in detector operations.

64 11/19/2024 Ted Liu, Precision Timing ASIC

Towards the future

- How to scale the pixel size from current 1.3mm x 1.3mm down to, say, 250um x 250um?
- A lot of new challenges...
	- Much smaller pixel size means much less room for ASIC circuits
	- Much higher power density thus much higher power consumption
		- Much more digital activities ...
		- Much more IR drop ...
	- Much more demand for clock distributions to deliver clocks to so many more nodes/pixels

– …

• One fresh on-going R&D example next

Towards the future: What can 3DIC VERTICAL INTEGRATION help? \rightarrow repartition the design blocks into multi-tiers \rightarrow VTROC

Phase II SBIR (EPIR-Fermilab) award:

"Versatile, high-density, high-yield, low-capacitance 3D integration for nuclear physics detectors" (phase 2)

For Proof-of-principle demonstration:

- 250µm x 250µm pixel
- 8×8 pixels

Interconnections made by TSVs and Direct Bond Interconnect (DBI).

Ted Liu, Precision Timing ASIC

11/19/2024 67

춘 Fermilab

From CMS ETROC to future R&D (VTROC1)

CMS ETL ETROC: from Concept (2019) to full chip design ETROC2 submission (Oct 2022)

Outlook: Precision Position & Timing detector & Future Hadron Colliders

- § Generally speaking, the ultimate physics reach of any higher energy hadron collider (given a center-of-mass energy) will be governed by its luminosity.
- Given the huge cost associated with any future higher energy hadron collider, *it is crucial to push for higher luminosity* (similar to HL-LHC). This is to maximize the new physics reach of the huge investment already made, before a new higher energy collider can be built.
- *Because precision position & timing information is the most effective means for triggering and high pile-up mitigation, high precision position and timing tracking detector will be mandatory for any future hadron colliders*
- 3DIC technology allows an open flexible architecture for future precision position *and timing detector development (within and beyond HEP)*

The existing new precision timing detector projects (such as CMS MTD, ATLAS HGTD): not only will they be important for the success of physics program in the HL-LHC era, they also lay some of the technological foundations for the future of the field…

11/19/2024 Ted Liu, Precision Timing ASIC 69

춮 Fermilab

Many people involved in the ETROC2 tests (with strong support from CERN and DESY!)

70 11/19/2024 Ted Liu, Precision Timing ASIC

ETROC Clock Distribution (H-Tree based)

Ted Liu, Precision Timing ASIC 11/19/2024 72
Clock Tree Layout Cross Section

Clock trace in M5 shielded by M7 and M3 (scaled diagram)

Shielded M7 and M3 connected to ground (not scaled diagram) • For clock H tree shielded layers, it was not connected to the

11/19/2024 Ted Liu, Precision Timing ASIC

Wafer probe testing for ETROC2 wafers

Two new ETROC2.01 wafers from TSMC Arrived CERN in Aug 2023

probe testing shows *only 4 bad dies (out of 116 dies) per wafer in each case*

Now much higher yield achieved.

Production QC procedure developed and established for wafer probe testing.

Ted Liu, Precision Timing ASIC 74

ETROC2.03: three minor modifications at metal layers with wafers on hold at TSMC

Three minor modifications at metal layers implemented in ETROC2.02 in late 2023 (submitted but not fabricated) In early 2024, added dummy pads for each pixel, submitted as ETROC2.03 for two wafers on hold at TSMC

11/19/2024 Ted Liu, Precision Timing ASIC

ETROC2.03 eFuse register definition

- The codeword is stored in eFuse 32-bit register
- § The 32 bits of the word is divided into ChipID(16 bits), reserved bit(1 bit) and error correction bits (15 bits)

Efuse ChipID can help us to keep track each ETROC chips for production:

From cradle to grave More importantly, helps us to keep track of which sensor is bump bonded with which ETROC From bonding to grave

11/19/2024 Ted Liu, Precision Timing ASIC

ETROC2.00/2.01 have been extensively tested, ETROC2.03 is being tested as if it is the final version

ETROC2 Testing Summary...

- ETROC2.00 and 2.01 have been extensively tested over the past year, performance meets/exceeds specifications
- ETROC2.03 testing on going, so far so good (all three minor fixes confirmed successful)

To be done: testing with irradiated sensors in beam; Improving SEU test setup for one more round of testing, improving bump bond yield.

ETROC power consumption estimate vs measurements

• Measurements agree with simulation of ETROC0 and 1 design Sum: ~780/915/980 mW (low/high/highest power)

• *But should assume up to 20% variation with real production* Use 980mW & add 20% for worst case.

• Note: preamp highest setting $(4^{th}$ gear) power is 1.52mW (measured), the high-setting above is the 3rd gear.

Much of the power saving was due to extensive optimization of the digital activities (to minimize noise)

Lower temperature > lower power Ted Liu, Precision Timing ASIC

춘 Fermilab

Number of ETROC2 chips tested so far

TID tests

SEU tests

In total,

8 ETROC2 wafers have been probe tested (~116 dies/wafer)

163 chips have been tested on ETROC test boards;

8 chips tested for TID (200-400MRad)

16 chips tested for SEU

춘 Fermilab

HV Scan for HPK Split-3 + ETROC2.00: w/o temp control

