

Readout ASIC for GRAIN IAr SiPM arrays

Update

GRAIN Meeting September 27, 2024

Stefano Durando

Sofia Blua, Valerio Pagliarino, Angelo Rivetti



Index:

- 1. Timeline and Short/Medium-Term Goals
- 2. Ongoing Activities



Timeline

2024				2025				2026				2027			
Jan-Feb-Mar	Apr-May-June	Jul-Aug-Sept	Oct-Nov-Dec	Jan-Feb-Mar	Apr-May-June	Jul-Aug-Sept	Oct-Nov-Dec	Jan-Feb-Mar	Apr-May-June	Jul-Aug-Sept	Oct-Nov-Dec	Jan-Feb-Mar	Apr-May-June	Jul-Aug-Sept	Oct-Nov-Dec
Specs/Para	m Definition														
	Design														
	Schematic			evel to Layout.		Final Veri	fications	Production							
		Channel	Readout and	Integration	Layout			Chip Prod	Packaging	Tes	ts and Validat	ion			
											Final Design	1			
														Prod	uction

Timeline: Short-Term Goals



+ Cryogenic and room temperature ALCOR tests

S. Durando

Timeline: Medium-Term Goal

1024 pixels prototype designed with a scalable approach:

- By ≈ April : 2 x 2 Pixels Matrix Prototype
 - Gdsll
 - NO real production!
 - Case study for optimizing the full integration flow

Integrator Design:	ADC Design Improvements :	VFE Optimization :				
 Transistor level design in Virtuoso Current mirror based DC current compensation Two gains First simulation analyses soon 	 Backward compatibility New SAR-based conversion algorithm Faster conversion Control logic and current injection improvements Block ready for integration expected by the beginning of December 	 ALCOR Cryogenic tests and simulations showed: Vth and R variations impact mostly the TIA and the DACs Optimization TIA and DACs design optimization Configurable resistor arrays and current correction 				

Pixel

Flip-Chip BGA package

Slide from : S.Durando, **«The New ASIC for GRAIN»,** July 11th, 2024, INFN-LNF



10.1109/DATE.2012.6176727.

/ Stefano Durando - 11/07/2024 – INFN-LNF

3.184 cm

Ongoing Activities: Pixel Design

- The ASIC is bump-bonded to an interposer connected to the board with package balls
 - On-pixel PAD for SiPM
 - Inter-column supply and ground PADs for reduced IR drops
- Similar approach is followed for ALCOR v3 implementation for EIC



Flip-chip BGA working principle

10.1109/DATE.2012.6176727.

Hsu, Hsin-Wu & Chen, Meng-Ling & Chen, Hung-Ming & Li, Hung-Chun & Chen, Shi-Hao. (2012). On effective flip-chip routing via pseudo single redistribution layer. 1597-1602.





2.0340 cm

8

Ongoing Activities: Pixel Design

- The ASIC is bump-bonded to an interposer connected to the board with package balls
 - On-pixel PAD for SiPM
 - Inter-column supply and ground PADs for reduced IR drops
- Similar approach is followed for ALCOR v3 implementation for EIC
- 40 x 40 PADs uniformly distributed : Easier Assembly and interface to the SiPM matrix



Flip-chip BGA working principle Hsu, Hsin-Wu & Chen, Meng-Ling & Chen, Hung-Ming & Li, Hung-Chun & Chen, Shi-Hao. (2012). On effective flip-chip routing via pseudo single redistribution layer. 1597-1602.

10.1109/DATE.2012.6176727.





Thanks



BACK UP Slides