Summary of FSD resources

| | Materials [k\$] | Technical Staff [hours] | Scientific Staff [hours] |
|---------------------------|--------------------|----------------------------|-----------------------------|
| Procurement/production | >83 | | 20 |
| Component assembly, QA/QC | >40 | | 200 |
| FSD integration/testing* | 2 | | 72 |

*Through warm commissioning

Technical specifications

- Validated
 - Pixel noise: ~500 electrons (realized); <1000 electrons (requirement)
 - Bad pixel fraction: 0.55% (realized); <5% (requirement)
 - Bad ASIC fraction: 0.74% (realized); <3% (requirement)
 - Pixel tile leakage: <1 electron / reset (realized); <<1,000 electrons / reset (requirement)
- Outstanding
 - Pixel data loss fraction: <0.1% (requirement)
 - Pixel efficiency: >95% for >1/4 MIP track traversing full pixel pitch (requirement)
 - Pixel charge resolution: <3% σ_{Q}/Q (requirement)

Risks

- PCB flatness after cryocyling [closed] no PCB warpage observed with cryocycling
- Insufficient quality control of off-shore produced PCBs [reduced]
- Cabling compatibility [closed] no evidence of LAr purity comprise with cabling
- Full-tile triggering instability [closed] no evidence of occurrence at FSD

Aspects of the design

- Closed
 - Anode tile PCB scaling x1.6
 - PACMAN hardware scaling x1.25 and optimization
 - Full size feedthrough production
 - Cabling performance in LAr
 - Calibration fiber interfacing
 - Data transmission over full length cables
- Open
 - LArPix ASIC migration to 130 nm \rightarrow LArPix-v3 operation at FSD run 2
 - LArPix ASIC LSB reduction \rightarrow LArPix-v3 operation at FSD run 2
 - Incorporation of timing endpoint \rightarrow timing master integration at FSD run 2
 - Anode geometry optimization → SingleCube operations Spring 2025