

Geant4 GPU Code Analysis

Azamat Mametjanov, Paul Hovland and Boyana Norris

LANS Performance Group
Mathematics and Computer Science Division
Argonne National Laboratory

*Collaboration between US DOE HEP Geant4 Reengineering and
US DOE SciDAC institute SUPER: Sustained Performance, Energy and Resilience*

Geant4

- Geant4 is open-source software package for accurate simulation of particles passing through matter with tools for:
 - Geometry of the system
 - Properties and composition of materials
 - Properties of fundamental particles: neutrons, protons, ions, hadrons
 - Physics of interaction of beam particles with detector matter
 - Tracking and detection of collision events
 - Capture, visualization and analysis of particle tracks and events
- Applications are built using Geant4 tools by extending/adding new physics and time-stepping of particle interactions
- Geant4 is a C++ object-oriented framework



Motivation

- Geant4 enables high-precision particle tracking
 - Very high computational intensity
- Recent advances in computer architecture
 - Multi-threaded CPUs
 - Multi-core CPUs
 - Many-core coprocessors/accelerators: e.g. GPUs, MICs
 - Deeper SIMD/vectorization units: e.g. AVX-512
- Need to adapt existing code to new hardware
 - Our current focus is on performance optimization on NVidia GPUs

GPU Prototype

- Available from the Git repo at
 - <http://cdcv.s.fnal.gov/projects/g4hpcbenchmarks>
- Build and run with instructions at
 - g4hpcbenchmarks/GXTracking/gpu/cuda/README
- GPU application prototype – trackingTest2
 - Tracking of $2^{16}=65536$ electrons and photons through a magnetic field
- Promising initial acceleration results
 - Simulation time ratio of 1-core CPU vs. GPU: $T_{CPU}/T_{GPU} = 18.5x$
- Can we accelerate it further?




GPU benchmarking environment

- Hardware
 - Intel Quad-core CPU Q8400 @2.66GHz
 - NVidia GeForce GTX-480 @1.4GHz with 480 cores and 1.5GB GRAM
- Software
 - Linux x86_64 Ubuntu v12.04
 - GNU GCC compiler v4.6.3
 - NVidia CUDA SDK v5.0



Parallelization on a GPU




Serial code executes on the host while parallel code executes on the device.

Performance improvements

- ❑ Tracking test prototype splits the tracking into
 - curand_setup_kernel: 5.8% of total application time
 - elec_GPIL_kernel: 47%
 - count_by_process_kernel: 2.2%
 - sort_by_process_kernel: 2.7%
 - elec_doit_kernel: 42.3%
- ❑ GPU function count_by_process_kernel traverses particle array tracks[] and counts two different types of processes attached to each track
- ❑ This was initially prototyped with atomicAdd counters to ensure GPU thread coherency
- ❑ Re-implemented the kernel using block-based addition
 - This produced ~17x speedup from 633us to 37us or 0.1% of total time



GPU memory spaces



Performance improvements

```
void count_by_process_gpu(G4int nTracks, GXTrack *tracks,  
                         G4int *nbrem, G4int *nioni,  
                         int blocksPerGrid, int threadsPerBlock)  
{  
- count_by_process_kernel<<< blocksPerGrid, threadsPerBlock >>>  
+ count_by_process_kernel<<< blocksPerGrid, threadsPerBlock, 2*threadsPerBlock*sizeof(int) >>>  
  (nTracks, tracks, nbrem, nioni);  
}
```



Performance improvements

```
__global__
void count_by_process_kernel(G4int nTracks, GXTrack *tracks,
                             G4int *nbrem, G4int *nioni)
{
+ extern __shared__ int sb[];
+ int *si = &sb[blockDim.x];
+ sb[threadIdx.x] = 0;
+ si[threadIdx.x] = 0;
+ __syncthreads();
+
unsigned int tid = threadIdx.x + blockIdx.x * blockDim.x;
```



Performance improvements

```
while(tid < nTracks) {  
    //offset is a global counter for the last array position of secondaries  
    if(tracks[tid].proc == 0 ) {  
        - atomicAdd(nbrem,1);  
        - }  
        + //atomicAdd(nbrem,1);  
        + sb[threadIdx.x] += 1;  
        + }  
        if(tracks[tid].proc == 1 ) {  
        - atomicAdd(nioni,1);  
        - }  
        + //atomicAdd(nioni,1);  
        + si[threadIdx.x] += 1;  
        + }  
        tid += blockDim.x * gridDim.x;  
    }  
    + __syncthreads();
```

Performance improvements


```
+ if (blockDim.x > 512 && threadIdx.x < 512) {  
    sb[threadIdx.x] += sb[threadIdx.x+512]; __syncthreads(); }  
+ if (blockDim.x > 256 && threadIdx.x < 256) {  
    sb[threadIdx.x] += sb[threadIdx.x+256]; __syncthreads(); }  
+ if (blockDim.x > 128 && threadIdx.x < 128) {  
    sb[threadIdx.x] += sb[threadIdx.x+128]; __syncthreads(); }  
+ if (blockDim.x > 64 && threadIdx.x < 64) {  
    sb[threadIdx.x] += sb[threadIdx.x+64]; __syncthreads(); }  
+ if (threadIdx.x < 32) {  
    warpReduce(sb, threadIdx.x); }  
+ if (threadIdx.x == 0) {  
    atomicAdd(nbrem, sb[0]); }
```




Performance improvements

```
+__device__  
+void warpReduce(volatile int *sdata, unsigned int tid) {  
+    sdata[tid] += sdata[tid + 32];  
+    sdata[tid] += sdata[tid + 16];  
+    sdata[tid] += sdata[tid +  8];  
+    sdata[tid] += sdata[tid +  4];  
+    sdata[tid] += sdata[tid +  2];  
+    sdata[tid] += sdata[tid +  1];  
+}
```

Before



After



Further performance profiling results

- ❑ Performance profiles and bottlenecks collected with NVidia's sampling-based profiler NVVP
- ❑ Identified performance issues
 - Low multiprocessor occupancy
 - High branch divergence
 - Low memory efficiency
- ❑ Each thread sets up its own OO context. Need to increase constant data sharing. Suggestions:
 - Organize tracks by logical volume so that tracks use the same geometry data
 - Each thread may need to run single physics to improve caching



NVidia compiler driver: nvcc

- Release build command:

- `nvcc --arch=sm_20 --optimize 2 --use_fast_math *.cu`

- Compilation/build stages:

- Preprocess: `gcc -E *.cu -o *.cpp`
 - Separate host and device code: `cudafe -o *.c -o *.gpu`
 - Codegen Parallel Thread Execution (PTX) code: `cicc -o *.ptx`
 - Assemble PTX: `ptxas -o *.cubin`
 - Codegen a multi-arch fatbinary image: `fatbinary -o *.fatbin`
 - Embed device image into host object file: `gcc *.fatbin -o *.o`
 - Link with CUDA driver and libraries that malloc on GPU, memcpy CPU to GPU and remote-procedure-call device kernels/functions from the host



Performance opportunity #1

- ❑ 3-D coordinates are being stored as struct's of 3 doubles
 - 3×8 bytes = 24 bytes
 - Compiler is generating 8 byte-aligned instructions
 - L1 cache transaction is 128 bytes
 - L2 cache transaction is 32 bytes
 - Alignment must be a power of two: e.g. 32-byte aligned
 - Reduce the number of memory transactions by coalescing 3 8-byte fetches into 1 32-byte fetch
 - Advantages: reduced number of load/store transactions, improved memory bandwidth
 - Evaluate using structure-of-arrays instead of array-of-structures
- ❑ Code example...



Performance opportunity #1

Source code:

```
GPTThreeVector GPTThreeVector_create( double x, double y, double z ) {  
    GPTThreeVector v = {x,y,z};  
    return v;  
}
```

PTX assembler verbose output:

```
ptxas info  : Function properties for GPTThreeVector_create  
48 bytes stack frame, 0 bytes spill stores, 0 bytes spill loads
```



Performance opportunity #1

PTX code:

```
.visible .func (.param .align 8 .b8 func(retval[24]) GPThreeVector_create(  
    .param .b64 GPThreeVector_create_param_0, // 8-bit-element 8-byte-aligned array  
    .param .b64 GPThreeVector_create_param_1, // instead of  
    .param .b64 GPThreeVector_create_param_2 ) // 8-bit-element 32-byte-aligned array  
{  
    .reg .f64    %fd<4>;  
    ld.param.f64  %fd1, [GPThreeVector_create_param_0];  
    ld.param.f64  %fd2, [GPThreeVector_create_param_1];  
    ld.param.f64  %fd3, [GPThreeVector_create_param_2];  
    st.param.f64  [func(retval+0)], %fd1;  
    st.param.f64  [func(retval+8)], %fd2;  
    st.param.f64  [func(retval+16)], %fd3;  
    .loc 5 10 1  
    ret;  
}
```



Performance opportunity #2

- Vector arithmetic
 - PTX ISA v.3.1 doesn't provide vector arithmetic on doubles, only floats
 - nvcc compiler is not generating vector arithmetic with two sequential floats
 - `vadd2.u32.u32.u32 dest.lo src1.lo src2.lo`
 - `vadd2.s32.s32.s32 dest.hi src1.hi src2.hi`
 - Need to inline PTX assembly vector instructions into CUDA sources
- Vector prototype needs to take advantage of vector arithmetic on 3-D coordinates
- Reduce spills from registers to local memory accesses (>100 cycles)
- Code example...



Performance opportunity #2

Source code (with changes):

```
GPTThreeVector GPTThreeVector_add( GPTThreeVector a, GPTThreeVector b ) {  
    - return GPTThreeVector_create( a.x+b.x, a.y+b.y, a.z+b.z );  
    + GPTThreeVector v = {a.x+b.x, a.y+b.y, a.z+b.z};  
    + return v;  
}
```

PTX assembler output:

Before the change:

```
ptxas info  : Function properties for GPTThreeVector_add  
    80 bytes stack frame, 8 bytes spill stores, 8 bytes spill loads
```

After the change:

```
ptxas info  : Function properties for GPTThreeVector_add  
    96 bytes stack frame, 0 bytes spill stores, 0 bytes spill loads  
Spills from registers to thread-local memory lower memory bandwidth
```



Performance opportunity #2

PTX code:

```
.visible .func (.param .align 8 .b8 func_retval0[24]) GPThreeVector_add(
    .param .align 8 .b8 GPThreeVector_add_param_0[24], // 8-bit-element 8-byte-aligned array
    .param .align 8 .b8 GPThreeVector_add_param_1[24] ) {
    .reg .f64      %fd<10>;
    ld.param.f64   %fd1, [GPThreeVector_add_param_0+16];
    ld.param.f64   %fd2, [GPThreeVector_add_param_0+8];
    ld.param.f64   %fd3, [GPThreeVector_add_param_0];
    ld.param.f64   %fd4, [GPThreeVector_add_param_1+16];
    ld.param.f64   %fd5, [GPThreeVector_add_param_1+8];
    ld.param.f64   %fd6, [GPThreeVector_add_param_1];
    .loc 5 60 1
    add.f64       %fd7, %fd3, %fd6; // adds 64-bit floats: %fd7 = %fd3 + %fd6
    add.f64       %fd8, %fd2, %fd5; // three separate scalar instructions
    add.f64       %fd9, %fd1, %fd4; // instead of a vector instruction
    st.param.f64  [func_retval0+0], %fd7;
    st.param.f64  [func_retval0+8], %fd8;
    st.param.f64  [func_retval0+16], %fd9;
    ret;
```

}



Future work

- ❑ Continue code optimizations for better kernel efficiency
 - Current parallelism/occupancy: avg of 17% of the peak
 - Memory utilization: avg 20% of the peak
 - High instruction replay overhead: e.g. up to 78% of all gmem instrs
 - Need to tune thread grid sizes
- ❑ Increase common data sharing across threads
- ❑ Perform refactoring of algorithms, where possible



Thank you