Please read these instructions before posting any event on Fermilab Indico

US/Eastern English (United Kingdom) Login

Cold Electronics Review

12–14 Oct 2016
BNL Instrumentation
US/Eastern timezone

Support

Contribution List

29 / 29
36. Cold Electronics Organization and Requirements
Matthew Worcester (BNL)
12/10/2016, 09:00
37. SBND/ProtoDUNE TPC Design
Bo Yu (Brookhaven National Lab)
12/10/2016, 09:20
38. Overview of Cold Electronics
Dr Hucheng Chen (Brookhaven National Lab)
12/10/2016, 10:10
39. ProtoDUNE/SBND Grounding and Voltage Distribution Plans
Linda Bagby (Fermilab)
12/10/2016, 11:10
40. Joint Discussion
12/10/2016, 11:40
41. Front-End and ADC ASIC Design
Dr Shaorui Li (BNL)
12/10/2016, 13:30
43. FE and ADC ASIC Testing Summary
Dr Shanshan Gao (Brookhaven National Laboratory)
12/10/2016, 14:30
44. Lessons Learned from MicroBooNE/35-ton
Dr Veljko Radeka (BNL)
12/10/2016, 15:20
45. Plans for ProtoDUNE/SBND Integrated System Testing
Matthew Worcester (BNL), Theresa Shaw (FNAL)
12/10/2016, 16:00
61. Joint Discussion
12/10/2016, 16:30
62. ASIC Current Status and Issues
Dr Hucheng Chen (Brookhaven National Lab)
13/10/2016, 08:00
46. SBND/ProtoDUNE Cold Cable and Feed-throughs
Bo Yu (Brookhaven National Lab)
13/10/2016, 08:00
47. SBND Warm Electronics Design and Integration Test with DAQ System
Mr Jack Fried (BNL)
13/10/2016, 08:45
48. ProtoDUNE Warm Electronics Design
Mr Eric Hazen (Boston University), Mr Hans Berns (UC Davis)
13/10/2016, 09:15
64. Joint Discussion
13/10/2016, 10:00
52. SBND/ProtoDUNE System Interfaces
Linda Bagby (Fermilab), Theresa Shaw (FNAL)
13/10/2016, 10:00
50. ProtoDUNE Installation and Commissioning Plan
Matthew Worcester (BNL)
13/10/2016, 10:30
49. SBND Installation and Commissioning Plan
Elizabeth Worcester (BNL)
13/10/2016, 11:00
60. Tour of Electronics Lab - Group 1
Dr Hucheng Chen (Brookhaven National Lab), Dr Shanshan Gao (Brookhaven National Laboratory)
13/10/2016, 11:15
51. Joint Discussion
13/10/2016, 11:30
53. Cold Electronics Risks & Plans for Risk Mitigation
Matthew Worcester (BNL)
13/10/2016, 14:00
54. Potential Catastrophic Failure Modes & System Protections
Dr Veljko Radeka (BNL)
13/10/2016, 14:30
55. Cold Electronics QA/QC Plan
Dean Shooltz (MSU)
13/10/2016, 15:15
56. SBND/ProtoDUNE Schedule
Matthew Worcester (BNL)
13/10/2016, 15:45
57. Tour of Electronics Lab - Group 2
Dr Hucheng Chen (Brookhaven National Lab), Dr Shanshan Gao (Brookhaven National Laboratory)
13/10/2016, 16:15
63. ADC ASIC Evaluation Results
42. FE ASIC Evaluation Results
59. Joint Discussion
58. TBD
Powered by Indico v3.1